


Part 1 Introduction: 1st ALU Controller

Part 1 ASM chart.



Part 1 next state truth table.

Q	IR_1	IR_0	IR.LD	MSA			MSB		MSC			Q+
0	*	*	1	0	1	1	0	0	0	0	1	
1	0	0	0	0	0	1	0	0	0	0	0	
1	0	1	0	0	1	0	1	0	0	0	0	
1	1	0	0	1	1	1	0	1	0	1	0	
1	1	1	0	1	1	1	0	1	1	1	0	

Part 1 VHDL.

```
--Name:    Aeyzechiah Vasquez
--Lab 6 Part 1
--Section #: 08ED
--TA Name: Cody Rigby
--Description: VHDL design of IR Controller

library ieee; use ieee.std_logic_1164.all;
```

```
entity IR_Cont is
  port(
    P: in std_logic;
    IR: in std_logic_vector(1 downto 0);
    Q, IR_LD: out std_logic;
    MSA, MSB: out std_logic_vector(1 downto 0);
    MSC: out std_logic_vector(2 downto 0));
end IR_Cont;

architecture behavior of IR_Cont is
  begin

    MSA <= "00" when
      (P='1' and IR="00")
    else "11" when
      (P='1' and IR="10") or
      (P='1' and IR="11")
    else "01";

    MSB <= "01" when
      (P='1' and IR="01")
    else "10";

    MSC <= "101" when
      (P='1' and IR="10")
    else "111" when
      (P='1' and IR="11")
    else "000";

    Q <= not P;
    IR_LD <= not P;

  end behavior;
```

Part 1 schematic.


Name: Aeyzechiah Vasquez

TA Name: Cody Rigby


Section #: 08ED

Lab 6 Part 1

Description: 1st Instruction Register Controller



Part 1 simulation and annotation.




Part 1 pre-lab questions.

PART 1 PRE-LAB QUESTIONS

1. Why did we require the new instruction register in this design?
2. In this section of the lab you are setting the INPUT bus by hand. If you wanted to read or fetch this value from memory, what could you add to do this automatically for you every CLK cycle?
3. How would you add more instructions (i.e., 8 instead of 4) to the controller?

1. We required the new instruction register to automate the mux select lines.
2. I could connect the input bus to the output of a parallel-out register or to the data output of a 4-bit memory device such as a ROM or RAM.
3. Adding more instructions to the IR requires more bits. 8 instructions would require 3 bits. I change my 4-instruction IR to an 8-instruction IR by adding one more bit to the IR.

Part 2 Introduction: 2nd ALU Controller**Part 2 ASM chart.**


Part 2 next state truth table.

Q		IR			MSA		MSB		MSC			IR.LD	INC_PC	PC.LD	Q+	
0	0	*	*	*	0	1	1	0	0	0	0	1	0	0	0	1
0	1	0	0	0	0	1	1	0	0	0	0	0	1	0	1	0
0	1	0	0	1	0	1	0	1	0	0	0	0	1	0	0	0
0	1	0	1	0	1	1	1	0	1	0	1	0	1	0	0	0
0	1	0	1	1	0	1	1	0	0	0	0	0	1	0	1	1
0	1	1	0	0	1	1	1	0	1	1	1	0	1	0	0	0
0	1	1	0	1	1	1	1	0	1	1	0	0	1	0	0	0
0	1	1	1	0	0	1	1	0	0	0	0	0	1	0	0	0
0	1	1	1	1	0	1	1	0	0	0	0	0	1	0	0	0
1	0	*	*	*	0	0	1	0	0	0	0	0	1	0	0	0
1	1	*	*	*	0	1	1	0	0	0	0	0	0	1	0	0


Part 2 machine code assembling.


Addr		Mach code	A	B	A	B	A	B	A	B
\$3740	LDAA #3	%000	3	X						
\$3742	TAB	%001	3	3						
\$3743	SAL	%101	6	3						
\$3744	ABA	%010	8	3	0	9	3	0	7	3
\$3745	TAB	%001	8	9	0	0	3	3	7	7
\$3746	LDAA #6	%000	6	9	6	0	6	3	6	7
\$3748	ABA	%010	15	9	6	0	9	3	13	7
\$3749	SAR	%100	7	9	3	0	4	3	6	7
\$374A	JMP 4	%011	7	9	3	0	4	3	6	7
\$374C	TAB	%001								

Part 2 simulation and annotation.



Part 2 schematic.





1. Why do we need the extra states in the LDAA and JMP instruction paths?
2. What do you need to do to the address lines to get your program to start at address \$4370 (instead of \$3740)?

- ### Applications.

Problems encountered.

I encountered issues with programming the FLASH on the CPLD. I have worked on it for a long time myself and eventually sought help from a TA. However, in the end, I could not solve the issue. I could have avoided this issue by starting the lab early and giving myself enough time to debug and troubleshoot these issues.