```
Mihir Phadke
Haydon Behl
Ryan Smith
Jai Nayyar
Thurman Dao
Anson Lee
Group 9
Apr 17, 2025
```

Lab 6

```
module ALU(
  input [31:0] op1,
  input [31:0] op2,
  input [2:0] funct3,
  input [6:0] funct7,
  input [4:0] shamt,
  input [2:0] insn_type,
  output reg [31:0] result
  always @ (*) begin
    case (insn_type)
       3'b000: begin
         case (funct3)
            // ADDI
            3'b000: result = op1 + op2;
            // SLTI
            3'b010: begin
              if ($signed(op1) < $signed(op2)) begin
                 result = 1;
              end
              else begin
                 result = 0;
              end
            end
            // SLTIU
            3'b011: begin
              if (op1 < op2) begin
                 result = 1;
              end
```

```
else begin
         result = 0;
       end
    end
    // XORI
    3'b100: result = op1 ^ op2;
    // ORI
    3'b110: result = op1 | op2;
    // ANDI
    3'b111: result = op1 \& op2;
    // SLLI
    3'b001: result = op1 << shamt;
    // SRLI / SRAI
    3'b101: begin
       if (funct7 == 7'b0100000) begin
         // SRAI
         result = $signed(op1) >>> shamt;
       end
       else if (funct7 == 7'b0000000) begin
         // SRLI
         result = op1 >> shamt;
       end
       else begin
         result = 32'b0;
       end
    end
    // Default case for funct3
    default: result = 32'b0;
  endcase
end
3'b001: begin
  case(funct3)
    // add or sub
    3'b000: begin
       if(funct7 == 7'b0000000) begin
         result = op1 + op2;
       end
       else if(funct7 == 7'b0100000) begin
         result = op1 - op2;
```

```
end
     end
     3'b001:
        result = op1 << op2[4:0];
     3'b010: begin
        if ($signed(op1) < $signed(op2)) begin
           result = 1;
        end
        else begin
           result = 0;
        end
     end
     3'b011: begin
        if (op1 < op2) begin
           result = 1;
        end
        else begin
           result = 0;
        end
     end
     3'b100:
        result = op1 ^{\circ} op2;
     3'b101: begin
        if(funct7 == 7'b0100000) begin
           result = \$signed(op1) >>> op2[4:0];
        end
        else if(funct7 == 7'b0000000) begin
           \overline{\text{result}} = \overline{\text{op1}} >> \overline{\text{op2}[4:0]};
        end
     end
     3'b110:
        result = op1 | op2;
     3'b111:
        result = op1 & op2;
     default: result = 32'b0;
  endcase
end
3'b010: begin
  result = op1 + op2; // effective address = base address + offset
```

```
end

// Load-Store (Loads): Calculate effective address for load instructions
3'b011: begin
    result = op1 + op2; // effective address = base address + offset
    end

// Default case for insn_type
    default: result = 32'b0;
    endcase
    end
endmodule
```

```
module PC(
  input rst_n,
  input clk,
  input stall,
  output reg [31:0] pc
);
  always @(posedge clk or negedge rst_n) begin
   if (!rst_n) begin
      pc <= 32'b0;
  end
  else begin
      pc <= pc + 4;
  end
  end
  end
end
endmodule</pre>
```

```
module cpu(
input rst_n,
input clk,
output reg [31:0] imem_addr,
input [31:0] imem_insn,
output reg [31:0] dmem_addr,
inout [31:0] dmem_data,
output reg dmem_wen,
output [3:0] byte_en
```

```
// Stall register
reg stall;
// IF/ID pipeline registers
reg [31:0] IF ID insn, IF ID pc;
reg ID wen;
reg ID dmem wen;
// ID/EX pipeline registers
reg [31:0] ID EX pc, ID EX imm;
reg [4:0] ID EX dest, ID EX src1, ID EX src2;
reg [2:0] ID EX insn type;
reg [2:0] ID_EX_funct3;
reg [4:0] ID_EX_shamt;
reg [6:0] ID EX funct7;
       ID EX alu op mux;
reg
       ID EX wen;
reg
       ID EX dmem wen;
reg
reg [31:0] ID EX store data;
// EX/MEM pipeline registers
reg [31:0] EX MEM alu result;
reg [4:0] EX MEM dest;
       EX MEM wen;
reg
       EX MEM dmem wen;
reg [2:0] EX MEM insn type; // distinguishes load (3'b011) vs. store (3'b010)
reg [2:0] EX MEM funct3;
reg [31:0] EX MEM store data; // Propagated store data
       ram forward flag;
reg
// MEM/WB pipeline registers
reg signed [31:0] MEM WB result;
reg [4:0]
            MEM WB dest;
           MEM WB wen;
reg
            MEM WB insn type;
reg [2:0]
reg [2:0]
            MEM WB funct3;
reg [31:0]
             MEM WB alu result;
reg [31:0]
             MEM WB ram result;
```

```
// dmem data tri-state control:
// otherwise it is tri-stated so that RAM can drive it during loads.
reg [31:0] dmem data out;
assign dmem data = (dmem wen)? dmem data out : 32'hz;
// byte en output and its internal register. For RAM
reg [3:0] byte en dmem reg;
assign byte_en = byte_en_dmem_reg;
// byte en internal register. For regfile
reg [3:0] byte en reg;
// Clock Cycle Counter
reg [15:0] cycle counter;
always @(posedge clk or negedge rst_n) begin
  if (!rst n)
    cycle counter <= 16'b0;
    cycle counter <= cycle counter + 1;
end
// Program Counter Module
wire [31:0] pc, next pc;
PC pc module(
  .rst n(rst n),
  .clk(clk),
  .stall(stall),
  .pc(pc)
);
always @(*) begin
  imem addr = pc;
end
always @(posedge clk or negedge rst n) begin
  if (!rst n) begin
    IF ID insn <= 32'b0;
    IF ID pc \leq 32'b0;
  end else begin
    IF_ID_insn <= imem_insn;</pre>
```

```
IF ID pc \leq pc;
  end
end
wire [4:0] destination reg;
wire [2:0] funct3;
wire [4:0] source reg1;
wire [4:0] source reg2;
wire [11:0] imm;
wire [6:0] funct7;
wire [4:0] shamt;
wire [2:0] insn type;
wire alu op mux;
wire wen;
instruction decoder decoder(
  .imem insn(IF ID insn),
  .destination reg(destination reg),
  .funct3(funct3),
  .source reg1(source reg1),
  .source reg2(source reg2),
  .imm(imm),
  .funct7(funct7),
  .shamt(shamt),
  .insn type(insn type),
  .alu op mux(alu op mux),
  .wen(ID wen),
  .dmem wen(ID dmem wen)
);
// ID/EX Pipeline Register Update (including store data capture)
// (If needed, you might add forwarding for store data as well.)
always @(posedge clk or negedge rst n) begin
  if (!rst n) begin
    ID EX pc
                    <= 32'b0:
    ID EX dest
                     <= 5'b0;
    ID EX src1
                     <= 5'b0;
                     <= 5'b0;
    ID EX src2
```

```
ID EX imm
                     <= 32'b0;
    ID EX funct3
                     <= 3'b0;
    ID EX funct7
                     <= 7'b0:
    ID EX insn type \leq 3'b111;
    ID EX shamt
                     \leq 5'b0;
    ID EX alu op mux \le 0;
                     \leq = 0;
    ID EX wen
    ID EX dmem wen \leq 0;
    ID EX store data <= 32'b0;
  end else begin
    ID EX pc
                   \leq IF ID pc;
    ID EX dest
                    <= destination reg;
    ID EX src1
                    <= source reg1;
                    <= source reg2;
    ID EX src2
    ID_EX_insn_type <= insn_type;</pre>
    ID EX funct3
                     \leq funct3;
    ID EX funct7
                     <= funct7;
                     \leq shamt;
    ID EX shamt
    ID EX alu op mux <= alu op mux;
                     \leq \{\{20\{\text{imm}[11]\}\}, \text{imm}\};
    ID EX imm
    ID EX wen
                     \leq ID wen;
    ID EX dmem wen <= ID dmem wen;
  end
end
wire [31:0] reg_data1;
wire [31:0] reg_data2;
register file reg file(
  .clk(clk),
  .rst n(rst n),
  .wen(MEM WB wen),
  .destination reg(MEM WB dest),
  .source_reg1(ID_EX_src1),
  .source reg2(ID EX src2),
  .write data(MEM WB result),
  .byte en(byte en reg),
  .read data1(reg data1),
  .read data2(reg data2)
);
```

```
// Forwarding Logic
 wire [31:0] forwarded op1;
 wire [31:0] forwarded op2;
 assign forwarded op1 = ((EX MEM dest != 5'b0) && (EX MEM dest == ID EX src1)
&& EX MEM wen)? EX MEM alu result:
              ((MEM WB dest != 5'b0) && (MEM WB dest == ID EX src1) &&
MEM WB wen)? MEM WB result:
              reg data1;
  assign forwarded op 2 = (ID EX alu op mux) ? ID EX imm :
              ((EX MEM dest != 5'b0) && (EX MEM dest == ID EX src2) &&
EX MEM wen)? EX MEM alu result:
              ((MEM WB dest != 5'b0) && (MEM WB dest == ID EX src2) &&
MEM WB wen)? MEM WB result:
              reg data2;
 // Execute Stage: ALU instance.
 wire [31:0] alu result;
 ALU alu(
    .op1(forwarded op1),
    .op2(forwarded op2),
    .shamt(ID EX shamt),
    .funct3(ID EX funct3),
    .funct7(ID EX funct7),
    .insn type(ID EX insn type),
    .result(alu result)
  );
 // EX/MEM Pipeline Register Update (propagating store data)
 always @(posedge clk or negedge rst n) begin
    if (!rst n) begin
      EX MEM alu result <= 32'b0;
      EX MEM dest
                       <= 5'b0:
                       <= 1'b0:
      EX MEM wen
      EX MEM dmem wen <= 1'b0;
      EX MEM funct3 <= 3'b0;
      EX MEM insn type <= 3'b0;
      EX MEM store data <= 32'b0;
```

```
ram forward flag <= 1'b0;
    end else begin
      EX MEM alu result <= alu result;
      EX MEM dest
                        <= ID EX dest;
      EX MEM wen
                         <= ID EX wen;
      EX MEM dmem wen <= ID EX dmem wen;
      EX MEM funct3 <= ID EX funct3; // Propagate store type info
      EX MEM insn type <= ID EX insn type; // 3'b010: store, 3'b011: load
      EX MEM store data <= ID EX store data;
      //Load / Store, capture store data from forwarding before passing imm offset value
      if (ram forward flag == 1'b1) begin
        EX MEM store data = MEM WB result;
        ram forward flag = 1'b0;
      end
      if ((ID EX insn type == 3'b010) && (EX MEM dest != 5'b0) && (EX MEM dest
== ID EX src2) && EX MEM wen) begin
        ID EX store data = EX MEM alu result; // not needed?
        ram forward flag = 1'b1;
      end
    end
 end
 // Used when reading from RAM, for when the memory being accessed is not yet populated
 // Outputs 1 instead of X bits
 wire [31:0] fixed data;
 genvar i;
 generate
    for(i = 0; i < 32; i = i + 1) begin: fix x bits
      assign fixed data[i] = (dmem data[i] === 1'bx)? 1'b1: dmem data[i];
    end
 endgenerate
 //assign fixed data = dmem data;
 // Combinational Load Extraction in the MEM stage:
 // This wire computes the correctly extracted and extended load value based on
 // the effective address (MEM WB alu result) and funct3. Note that it is valid only when
 // a load instruction (MEM WB insn type == 3'b011) is in the MEM stage.
 wire [31:0] load result;
 assign load result = (MEM WB insn type == 3'b011)?
```

```
(MEM WB funct3 == 3'b000)? // LB: sign-extended byte
       ( {{24{fixed_data[7]}}}, fixed_data[7:0]} )
    : (MEM WB funct3 == 3'b001) ? // LH: sign-extended halfword
       ( {{16{fixed data[15]}}}, fixed data[15:0]})
    : (MEM_WB_funct3 == 3'b010)? // LW: load word
       fixed data
    : (MEM WB funct3 == 3'b100) ? // LBU: zero-extended byte
       ( {24'b0, fixed data[7:0]} )
    : (MEM WB funct3 == 3'b101) ? // LHU: zero-extended halfword
       ( {16'b0, fixed data[15:0]} )
    : fixed data
  ): 32'b0;
  // Register Load: capture memory data OR alu results
  assign MEM WB result = (MEM WB insn type == 3'b011) ? load result :
MEM WB alu result;
  // MEM/WB Pipeline Register Update:
  // For load instructions (insn type == 3'b011), capture the data from dmem data (in
fixed data).
  // For other instructions, pass the ALU result.
  always @(posedge clk or negedge rst n) begin
    if (!rst n) begin
       MEM WB alu result <= 32'b0;
       MEM WB dest \leq 5'b0;
       \overline{\text{MEM WB wen}} \ll 1'b0;
       MEM WB insn type <= 1'b0;
       MEM WB funct3 <= 3'b0;
       dmem wen \leq 1'b0;
       dmem addr \leq 32'b0;
       byte en dmem reg \leq 4'b0;
       byte en reg \leq 4'b0;
    end else begin
       dmem data out = EX MEM store data;
       if (EX MEM insn type == 3'b011) begin
         dmem addr <= EX MEM alu result; // Use the effective address computed in EX
         byte en dmem reg \leq 4'b0000;
         byte en reg <= 4'b1111;
```

```
end else if (EX MEM insn type == 3'b010) begin
      dmem addr <= EX MEM alu result; // Use the effective address computed in EX
      // When executing a store (insn type == 3'b010), drive dmem wen and set
      case (EX MEM funct3)
         3'b000: begin // SB (Store Byte)
           byte en dmem reg \leq 4b0001;
         end
         3'b001: begin // SH (Store Halfword)
           byte en dmem reg \leq 4'b0011;
         end
         3'b010: begin // SW (Store Word)
           byte en dmem reg <= 4'b1111;
         end
         default: byte en dmem reg <= 4'b0000;
      endcase
      byte en reg <= 4'b0000;
    end else begin
      dmem addr \leq 32'b0;
      byte en dmem reg \leq 4'b0000;
      byte en reg <= 4'b1111;
    end
    MEM WB funct3 <= EX MEM funct3;
    MEM WB alu result <= EX MEM alu result;
    MEM WB dest <= EX MEM dest;
    MEM WB wen <= EX MEM wen;
    MEM WB insn type <= EX MEM insn type;
    dmem wen <= EX MEM dmem wen;
  end
end
// File Trace Output (for debugging/tracing purposes)
integer fd pc, fd data;
initial begin
  fd_pc = $fopen("pc.txt", "w");
```

```
fd data = $fopen("data.txt", "w");
    if (fd pc == 0 \parallel fd data == 0) begin
      $display("Error: Could not open file.");
      $finish;
    end
    $display("File descriptors: fd pc = %0d, fd data = %0d", fd pc, fd data);
  always @(posedge clk or negedge rst n) begin
    if (!rst n) begin
      // Do nothing on reset.
    end else begin
      $display("IF ID pc: %h, MEM WB result: %h, MEM WB dest: %h", IF ID pc,
MEM WB result, MEM WB dest);
      $fdisplay(fd pc, "PC: 0x%h", IF ID pc);
      $fdisplay(fd data, "MEM WB result: %d", MEM WB result);
      $fdisplay(fd data, "MEM WB dest: %d", MEM WB dest);
      $fdisplay(fd data, "-----");
    end
  end
  initial begin
    #1000
    $fclose(fd pc);
    $fclose(fd data);
    $display("Files closed successfully.");
  end
endmodule
```

```
module instruction_decoder(
input [31:0] imem_insn,
output reg [4:0] destination_reg,
output reg [2:0] funct3,
output reg [4:0] source_reg1,
output reg [4:0] source_reg2,
output reg [11:0] imm,
output reg [6:0] funct7,
output reg [4:0] shamt,
```

```
output reg [2:0] insn type,
  output reg alu op mux,
  output reg wen,
  output reg dmem wen
);
always @ (*) begin
   case (imem insn[6:0])
    7'b0010011: begin //I type instruction
     insn type = 3'b000;
     destination reg = imem insn[11:7];
     funct3 = imem insn[14:12];
     source reg1 = imem insn[19:15];
     source reg2 = 0;
     imm = imem_insn[31:20];
     funct7 = imem insn[31:25];
     shamt = imem insn[24:20];
     alu op mux = 1;
     wen = 1;
     dmem wen = 0;
    end
    7'b0110011: begin //R type instruction
     insn type = 3'b001;
     destination reg = imem insn[11:7];
     funct3 = imem insn[14:12];
     source reg1 = imem insn[19:15];
     source reg2 = imem insn[24:20];
     funct7 = imem insn[31:25];
     imm = 0;
     shamt = 0;
     alu op mux = 0;
     wen = 1;
     dmem wen = 0;
    end
    7'b0100011: begin // Store type Load-Store
     insn type = 3'b010;
     destination reg = 0;
     imm[4:0] = imem insn[11:7];
     funct3 = imem insn[14:12];
     source_reg1 = imem_insn[19:15];
```

```
source reg2 = imem insn[24:20];
    imm[11:5] = imem insn[31:25];
    funct7 = 0;
    shamt = 0;
    alu op mux = 1;
    wen = 0;
    dmem_wen = 1;
   end
   7'b0000011: begin // Load type Load-Store
    insn type = 3'b011;
    destination reg = imem insn[11:7];
    funct3 = imem insn[14:12];
    source reg1 = imem insn[19:15];
    source_reg2 = 5'b0;
    imm[11:0] = imem_insn[31:20];
    funct7 = 0;
    shamt = 0;
    alu op mux = 1;
    wen = 1;
    dmem wen = 0;
   end
   default: begin
    insn type = 3'b111;
    destination_reg = 0;
    funct3 = 0;
    source reg1 = 0;
    source reg2 = 0;
    imm = 0;
    funct7 = 0;
    shamt = 0;
    alu op mux = 0;
    wen = 0;
    dmem wen = 0;
   end
  endcase
 end
endmodule
```

```
input clk,
  input rst n,
  input wen,
  input [4:0] destination reg,
  input [4:0] source reg1,
  input [4:0] source reg2,
  input [31:0] write data,
  input [3:0] byte en,
  output reg [31:0] read data1,
  output reg [31:0] read data2
);
  reg [31:0] registers [0:31];
  initial begin
    integer i;
    for (i = 0; i < 32; i = i + 1)
       registers[i] = 32'b0;
  end
  always @(*) begin
    read data1 = registers[source reg1];
    read data2 = registers[source reg2];
  end
  always @(posedge clk or negedge rst n) begin
    if (!rst n) begin
       integer i;
       for (i = 0; i < 32; i = i + 1)
          registers[i] \leq 32'b0;
    end else if (wen && (destination reg != 5'b0)) begin
       if (byte en[3])
            registers[destination reg][31:24] <= #0.1 write data[31:24];
       if (byte en[2])
            registers[destination reg][23:16] <= #0.1 write data[23:16];
       if (byte en[1])
            registers[destination reg][15:8] <= #0.1 write data[15:8];
       if (byte en[0])
            registers[destination reg][7:0] \leq= #0.1 write data[7:0];
    end
```

end endmodule

Code Explanation:

This Verilog code implements key components of a pipelined CPU, including instruction decoding, register file access, and debugging output. The instruction_decoder module parses 32 bit instructions into control signals and fields like register indices, immediates, and function codes for I-type, R-type, load, and store instructions. The register_file module supports two simultaneous reads and conditional writes with byte level granularity, resetting all registers on reset. Debugging information, such as the program counter and write back data, is logged to external files each clock cycle for tracing purposes. Pipeline control signals like instruction type and memory write enable are forwarded between stages to support correct execution flow.

Trace Files:

irace	rnes	:
1	PC:	0x00000000
	PC:	0x00000000
	PC:	0x00000004
	PC:	0x00000008
	PC:	0x0000000c
	PC:	0x00000010
	PC:	0x00000014
	PC:	0x00000018
	PC:	0x0000001c
	PC:	0x00000020
11	PC:	0x00000024
12	PC:	0x00000028
13	PC:	0x0000002c
14	PC:	0x00000030
15	PC:	0x00000034
	PC:	0x00000038
17	PC:	0x0000003c
18	PC:	0x00000040
19	PC:	0x00000044
20	PC:	0x00000048
21	PC:	0x0000004c
22	PC:	0x00000050
23	PC:	0x00000054
24	PC:	0x00000058
25	PC:	0x0000005c
26	PC:	0x00000060
27	PC:	0x00000064
28	PC:	0x00000068
29	PC:	0x0000006c
	PC:	0x00000070
31	PC:	0x00000074
32	PC:	0x00000078
33	PC:	0x0000007c
34	PC:	0x00000080
35	PC:	0x00000084
	PC:	0x00000088
37	PC:	0x0000008c
	PC:	0x00000090
	PC:	0x00000094
	PC:	0x00000098
41	PC:	0x0000009c
42	PC:	0x000000a0
43	PC:	0x000000a4
44	PC:	0x000000a8
45	PC:	0x0000000ac
	PC:	0x000000b0
47	PC:	0x000000b4
48	PC:	0x000000b8


Program Counter Trace File

```
MEM_WB_result: 0
   MEM_WB_dest: 0
   MEM_WB_result: 256
   MEM_WB_dest: 29
   MEM_WB_dest: 29
   MEM_WB_result: 268435456
   MEM WB dest: 29
   MEM_WB_result: 256
   MEM_WB_dest: 28
   MEM_WB_result: 65536
   MEM WB dest: 28
   MEM_WB_result: 268500992
   MEM_WB_dest: 29
   MEM_WB_result: -1
   MEM_WB_dest: 5
   MEM WB result: 268500992
   MEM_WB_dest: 0
   MEM_WB_result: 7
34
   MEM_WB_dest: 5
   MEM WB result: 268500996
   MEM_WB_dest: 0
   MEM_WB_result: -5
   MEM WB dest: 5
   MEM WB result: 268501000
   MEM_WB_dest: 0
   MEM WB result: -1
   MEM WB dest: 5
   MEM WB result: 7
   MEM WB dest: 6
52 MEM WB result: -5
   MEM_WB_dest: 7
```

54	
55	MEM_WB_result: 7
56	MEM_WB_dest: 28
57	
58	MEM WB result: -1
59	MEM_WB_dest: 28
60	nen_no_desc. 20
	MEN HDThe OO
61	MEM_WB_result: 90
62	MEM_WB_dest: 30
63	
64	MEM_WB_result: 23040
65	MEM_WB_dest: 30
66	
67	MEM_WB_result: 23055
68	MEM_WB_dest: 30
69	
70	MEM_WB_result: 5902080
71	MEM_WB_dest: 30
72	
73	MEM_WB_result: 5902245
74	MEM WB dest: 30
75	
76	MEM WB result: 1510974720
77	MEM WB dest: 30
	MEM_MB_desc: 30
78	UEN UD1+- 1510074060
79	MEM_WB_result: 1510974960
80	MEM_WB_dest: 30
81	
82	MEM_WB_result: -1510974961
83	MEM_WB_dest: 28
84	
85	MEM_WB_result: 268501004
86	MEM_WB_dest: 0
87	
88	MEM_WB_result: 268501004
89	MEM_WB_dest: 29
90	
91	MEM_WB_result: -91
92	MEM WB dest: 5
93	
94	MEM_WB_result: 268501005
95	MEM_WB_dest: 0
96	nen_wo_desc. o
	MEM MD possilts 15
97	MEM_WB_result: 15
98	MEM_WB_dest: 5
99	MEN IIDII- 200501000
100	MEM_WB_result: 268501006
101	MEM_WB_dest: 0
102	
103	MEM_WB_result: -23281
104	MEM_WB_dest: 5
105	
106	MEM_WB_result: 268501008
107	MEM_WB_dest: 0
108	
109	MEM_WB_result: 42255
110	MEM_WB_dest: 5
111	
112	MEM_WB_result: 268501010
113	MEM_WB_dest: 0
114	

Write back result and destination trace file

Waveforms:



MEM_WB results and destination register



Results written to registers 5, 6, 7



Results written to registers 28, 29, 30

Lab Learnings:

This lab builds on top of the design we implemented in Lab 4 and 5. This lab in particular would implement load store instructions by CPU design to support byte and half-word store operations. This was implemented by using a byte_en signal, enabling writes to data memory (ram.sv) based on instruction size. This would match RISC V semantics and prepare the CPU design for more complex memory access. One of the things that we have learned from this lab was learning how to rewrite the write back signal and the memory to optimize the error handling. This was important because this would have allowed us to handle error more easier while also allowing the system to be more consistent with the signals.