

# **UNIT 1**

**Functional Blocks of a Computer:** Introduction, Block diagram of digital computer, Instruction codes, Computer Registers, Common bus system, Computer instructions, Instruction cycle and Instruction set, Register Transfer Language.

**Data Representation:** Fixed and floating point arithmetic- Addition, Subtraction, Multiplication, Division.

**Control unit Design:** Hardwired control unit, Control memory, Address sequencing, Micro-programmed control unit design, Hardwired Vs Micro-programmed design.

# MEMORY REFERENCE INSTRUCTIONS

Symbol	Operation Decoder	Symbolic Description
AND	D <sub>0</sub>	$AC \leftarrow AC \wedge M[AR]$
ADD	D <sub>1</sub>	$AC \leftarrow AC + M[AR], E \leftarrow C_{out}$
LDA	D <sub>2</sub>	$AC \leftarrow M[AR]$
STA	D <sub>3</sub>	$M[AR] \leftarrow AC$
BUN	D <sub>4</sub>	$PC \leftarrow AR$
BSA	D <sub>5</sub>	$M[AR] \leftarrow PC, PC \leftarrow AR + 1$
ISZ	D <sub>6</sub>	$M[AR] \leftarrow M[AR] + 1, \text{ if } M[AR] + 1 = 0 \text{ then } PC \leftarrow PC + 1$

- The effective address of the instruction is in AR and was placed there during timing signal T<sub>2</sub> when I = 0, or during timing signal T3 when I = 1
- Memory cycle is assumed to be short enough to be completed in a CPU cycle
- The execution of MR Instruction starts with T<sub>4</sub>

AND to AC

$$D_0 T_4: DR \leftarrow M[AR]$$

Read operand

$$D_0 T_5: AC \leftarrow AC \wedge DR, SC \leftarrow 0$$

AND with AC

ADD to AC

$$D_1 T_4: DR \leftarrow M[AR]$$

Read operand

$$D_1 T_5: AC \leftarrow AC + DR, E \leftarrow C_{out}, SC \leftarrow 0$$

Add to AC and store carry in E

# MEMORY REFERENCE INSTRUCTIONS<sup>cont.</sup>

LDA: Load to AC

$D_2 T_4: DR \leftarrow M[AR]$

$D_2 T_5: AC \leftarrow DR, SC \leftarrow 0$

STA: Store AC


$D_3 T_4: M[AR] \leftarrow AC, SC \leftarrow 0$

BUN: Branch Unconditionally

$D_4 T_4: PC \leftarrow AR, SC \leftarrow 0$

BSA: Branch and Save Return Address

$M[AR] \leftarrow PC, PC \leftarrow AR + 1$



# Memory Reference Instructions<sup>cont.</sup>

**BSA:** executed in a sequence of two micro-operations:

$D_5 T_4: M[AR] \leftarrow PC, AR \leftarrow AR + 1$

$D_5 T_5: PC \leftarrow AR, SC \leftarrow 0$


**ISZ:** Increment and Skip-if-Zero

$D_6 T_4: DR \leftarrow M[AR]$

$D_6 T_5: DR \leftarrow DR + 1$

$D_6 T_6: M[AR] \leftarrow DR, \text{ if } (DR = 0) \text{ then } (PC \leftarrow PC + 1), SC \leftarrow 0$


### Memory-reference instruction



# Input-Output Instructions

- Instructions and data stored in memory must come from some **input device**
- **Computational results** must be transmitted to the user through some **output device**
- For the system to communicate with an input device, serial information is shifted into the **input register INPR**
- To output information, it is stored in the **output register OUTR**

# Input-Output Instructions<sup>cont.</sup>



# Input-Output Instructions<sup>cont.</sup>

- INPR and OUTR communicate with a communication interface **serially** and with the AC **in parallel**. They hold an 8-bit alphanumeric information
- I/O devices are **slower** than a computer system → we need to **synchronize the timing rate difference** between the input/output device and the computer.
- FGI: 1-bit **input flag** (Flip-Flop) aimed to control the **input operation**

# Input-Output Instructions cont.

- FGI is set to 1 when a new information is available in the input device and is cleared to 0 when the information is accepted by the computer
- FGO: 1-bit output flag used as a control flip-flop to control the output operation
- If FGO is set to 1, then this means that the computer can send out the information from AC. If it is 0, then the output device is busy and the computer has to wait!

# Input-Output Instructions<sup>cont.</sup>

- The process of input information transfer:
  - Initially, FGI is cleared to 0
  - An 8-bit alphanumeric code is shifted into INPR (Keyboard key strike) and the input flag FGI is set to 1
  - As long as the flag is set, the information in INPR cannot be changed by another data entry
  - The computer checks the flag bit; if it is 1, the information from INPR is transferred in parallel into AC and FGI is cleared to 0
  - Once the flag is cleared, new information can be shifted into INPR by the input device (striking another key)

# Input-Output Instructions<sup>cont.</sup>

- The process of outputting information:
  - Initially, the output flag FGO is set to 1
  - The computer checks the flag bit; if it is 1, the information from AC is transferred in parallel to OUTR and FGO is cleared to 0
  - The output accepts the coded information (prints the corresponding character)
  - When the operation is completed, the output device sets FGO back to 1
  - The computer does not load a new data information into OUTR when FGO is 0 because this condition indicates that the output device is busy to receive another information at the moment!!

# Input-Output Instructions

- Needed for:
  - Transferring information to and from AC register
  - Checking the flag bits
  - Controlling the interrupt facility
- The control unit recognize it when  $D_7=1$  and  $I = 1$
- The remaining bits of the instruction specify the particular operation
- Executed with the clock transition associated with **timing signal  $T_3$**
- Input-Output instructions are summarized next

# Input-Output Instructions

$D_7IT_3 = p$   
 $IR(i) = B_i, i = 6, \dots, 11$

INP	$pB_{11}: AC(0-7) \leftarrow INPR, FGI \leftarrow 0$	Input char. to AC
OUT	$pB_{10}: OUTR \leftarrow AC(0-7), FGO \leftarrow 0$	Output char. from AC
SKI	$pB_9: \text{if}(FGI = 1) \text{ then } (PC \leftarrow PC + 1)$	Skip on input flag
SKO	$pB_8: \text{if}(FGO = 1) \text{ then } (PC \leftarrow PC + 1)$	Skip on output flag
ION	$pB_7: IEN \leftarrow 1$	Interrupt enable on
IOF	$pB_6: IEN \leftarrow 0$	Interrupt enable off