

# Amiga

## A500\_R6

Rev.1.37 (02.09.2012)

REV	DESCRIPTION	DATE	APRVL	MANAGER
-	For older Revision 3/5 boards			
	see schematic 312511-01			
1	PCB Revision 6a/7 Production	04/27/89	GRR	

ECO NUMBER	DESCRIPTION	DATE
880283	Add E Clock Termination	03/03/89

REF	TYPE	DESCRIPTION	PAGE
JP1	BL0B	Keyboard Reset	7
JP2	BL0B	Memory Addr. C0 vs 08	2
JP3	BL0B	Expansion RAS Select	3
JP4	BL0B	NTSC/PAL Selection	2
JP5	BL0B	GenLock Clock Select	2
JP6	BL0B	7MHz Clock Option	7
JP7	BL0B	Expansion/Tick Option	3/6
JP8	BL0B	Light Pen Port Select	6
JP10	BL0B	RS232 Audio I/O Cutout	4
JP11	BL0B	TTL vs RS170 Comp Sync	5


REF	TYPE	DESCRIPTION	PAGE
CN1	DB9P	Mouse/Joystick 1	2
CN2	DB9P	Mouse/Joystick 2	2
CN3	RCA-J	Right Audio Output	4
CN4	RCA-J	Left Audio Output	4
CN5	DB23S	External Floppy	7
CN6	DB25P	RS232 Serial Port	6
CN7	DB25S	Parallel Printer Port	6
CN8	SO DIN	Power Supply Connector	8
CN9	DB23P	Video Output	5
CN10	RCA-J	Composite Video	5
CN11	DIL-34	Internal Floppy Signal	7
CN12	SIL-4	Internal Floppy Power	8
CN13	SIL-8	Keyboard Connector	6
P1	EDGE86	Expansion Connector	7
CNX	RA-56H	Mem. Exp. Main-Board	3

SIGNAL	DESCRIPTION (AREA)	PAGES
28MHZ	28.63636 MHz Master Clock	2
7MHZ	7.15909 MHz Processor Clock	2,5
A[23:1]	Processor Address Bus (68000)	2,3,7
ACK	Data Acknowledge (Parallel Port)	6
AS	Address Strobe (68000)	2,7
AUDIN	Audio Input (RS232 Port)	4,6
AUDOUT	Audio Output (RS232 Jack)	4,6
BEER	Bus Error (68000)	2,7
BG	Bus Grant (68000)	2,7
BGACK	Bus Grant Acknowledge (68000)	2,7
BLISS	Blitter Slowdown (Chips)	2
BLIT	Chip Memory Access (Chips)	2,7
BR	Bus Request (68000)	2,7
BUSY	Device Busy (Parallel Port)	6
CASL/U	Column Address Strobe (DRAM)	2,3
CCK/CCKQ	Color Clock / Quadrature (Chips)	2,4,7
CDAC	7.15909 MHz Quadrature Clock (Chips)	2,5,7
CHNG	Media Change (Floppy)	6,7
CLKRD/WR	Read-Time Clock Read / Write (RTC)	2,9
COMP	Monochrome Composite Video (Video)	5
CSYNC	Composite Sync (Video)	2,5
CTS	Clear to Send (RS232 Port)	6
D[15:0]	Processor Data Bus (68000)	2,3,6,7
DIR	Step Direction (Floppy)	6,7
DKRD	Disk Read Data (Floppy)	4,7
DKWD	Disk Write Data (Floppy)	4,7
DKWE	Disk Write Enable (Floppy)	4,7
DMAL	Chip DMA Request Line (Chips)	2,4
DRA[8:0]	DRAM Address Bus (DRAM)	2,3
DRD[15:0]	DRAM Data Bus (DRAM)	2,3,4,5
DSR	Data Set Ready (RS232 Port)	6
DTACK	Data Transfer Acknowledge (68000)	2,3,7
DTR	Data Terminal Ready (RS232 Port)	6
E	Peripheral Enable Clock (68000)	2,6,7
EXTICK	Expansion Present / RTC Tick	2,3
FC[2:0]	Function Code (68000)	2,7
FIRE0/1	Fire Button 0/1 (Joysticks)	2,5,6
HLT	Processor Halt (68000)	2,7
HSYNC	Horizontal Sync (Video)	2,5,6
INDEX	Index Pulse (Floppy)	6,7
INT[2,3,6]	Interrupt Request (Chips)	2,4,6,7
IORESET	I/O Reset	6,7
IPL[2:0]	Interrupt Priority Level (68000)	2,4,7
KBCLKCK	Keyboard Clock (Keyboard)	6
KBDATA	Keyboard Data (Keyboard)	6
KBRESET	Keyboard Reset (Keyboard)	6
LDS/UDS	Upper / Lower Data Strobes (68000)	2,7
LED	Power On LED / Audio Filter Disable	4,6
LEFT/RIGHT	Left Right Audio (Audio)	4


[illegible]


REF	CHIP	DESCRIPTION	PAGE
U1	68000	68000 Processor	2
U2	8370	Fat Agnus - NTSC	2
	8371	Fat Agnus - PAL	alt
	8372	Agnus HR	alt
U3	8364	Paula	4
U4	8362	Denise	5
	8373	Denise HR	alt
U5	5719	Gary	2,4
U6	asst	ROM 128Kx16, 200 nS	3
U7-8	8520	Amiga VIA, 1 MHz	6
U14	LF347	BiMOS Op-Amp	4
	TL084	BiMOS Op-Amp	alt
U38	1488	EIA Line Driver	4
U39	1489	EIA Line Receiver	4
U42	NE555	Timer	7
U16-19	asst	DRAM 1Mx1, 150 nS	3
U20-23	asst	DRAM 1Mx1, 150 nS	9
X1	OSC	TTL 28.63636 MHz NTSC	2
	OSC	TTL 28.37512 MHz PAL	alt
HY1	asst	Video Hybrid	5

$\text{VCC}$   
 $+12\text{V}$   $-12\text{V}$   $+V_{ID}$   $+5\text{X}$   $+12\text{X}$   
 $\text{AUDIO}$   $\text{EXP}$

	DRAWN BY:	DATE:	<h1>Commodore</h1> <p>Schematic A500 R6a/7 C/500 Main Board "Rock Lobster"</p>
	G. Robbins	07/27/83	
	CHKD:		
	ENGR: GRR	09/09/83	
	APPR:		
USED ON	NEXT	ASSY	
C/A500	312006		
	SIZE		
	C	312007	REV 1
SCALE		SHEET 1 OF 8	


XR1 is added to some boards per ECO 880283






# A500 Rev 6a/7 PCB

© rebuild for www.amigawiki.org · for private use only












## EXPANSION



A(23:1) 2,3,6


D(15:0) 2,3,6

## POWER UP RESET



## EXTERNAL FLOPPY

## CN11



## INTERNAL FLOPPY


A500 Rev 6a/7 PCB

© rebuild for www.amigawiki.org · for private use only

FLOPPY DISK AND EXPANSION CONNECTORS			
	DRAWN BY:	DATE:	Commodore
	ENGR:	09/09/88	Schematic A500 R6a/7
	APPR:		C/A500 Main Board
	USED ON:	NEXT ASSY:	"Rock Lobster"
C/A500		312006	SCALE
		312007	SHEET 7 OF 8
PATH: /USER/BS2_LIB/ROCK_LOBSTER.REV6.X SHEET7			




## POWER INPUT



NOTE: HEAVY LINES INDICATE A  
SINGLE POINT CONNECTION


## FLOPPY POWER





CN12

Note: Some drives are +5 only...

## SPARES




GROUNDED HOLES, &c.



Note: U20-23 and C20-23 not loaded for 512K system

## DECOUPLING

CNY




# Cake

04/27/89


A501 Rev 6c PCB

Notes: Some configurations of this RAM expansion require mods to rev 3 and 5 A500 boards and/or use of the Agnus HR 2MB bond-out.

U1-U4 are generic 256K-bit x 4 120 nS DRAM  
RP911,RP912 are optional DRD Termination  
C10 is optional A8/RAS Setup Time Control  
TP9 is Clock Calendar Frequency Test Point



XDRD(15:0)



JP1

JP2

JP3



JP9

XCLKCS  
XOE  
XCASL  
XCASU  
XRAS0  
XRAS1  
XWE

XD(15:0)  
XA(23:1)

\_XCLKRD  
\_XCLKWR

## Refresh"Feature"



## Decoupling...

## Revision History

REV	DESCRIPTION	DATE	APRVL	MANAGER
1	Production	03/19/89	GRR	


## ECO History

ECO NUMBER	DESCRIPTION	DATE


## Configuration Options

	A	B
on-board	512K	2M
on A501	512K	-
U1-U4	256Kx4	1Mx4
Agnus	Fat/HR	HR (2M)
JP1	1-2	-
JP9	1-2,1-2	1-1,2-2

## Real Time Clock




BT9



## Real Time Power

512K/2M-BYTE RAM EXPANSION AND CLOCK

	DRAWN BY: G. Robbins	DATE: 04/27/89	Commodore		
	CHKD:		Schematic, A501 R6c		
	ENGR: GRR	03/26/89	C/A501 512K Memory		
	APPR:		1Mbit Flavor"Cake"		
	USED ON C/A500	NEXT ASSY 312987	SIZE C	312988	REV 1
SCALE			SHEET 1 OF 1		

PATH: /USER/B52\_L1B/CAKE.REV6\_X SHEET1

Rev 1.137 (05-09-2012)