
## **8MP-LPDDR4-1A SOM** (3V3/1V8 10)

### Table of Content

Page 1	Cover
Page 2	CPU PWR
Page 3	CPU DRAM
Page 4	CPU IO
Page 5	CPU PHY
Page 6	CPU MISC
Page 7	eMMC//QSPI
Page 8	BOOT CFG
Page 9	PMIC
Page 10	SOM IO


### **Revision History**


Software Electronics De		nery LLC elerator		SOFT\ 5651 Pali Carlsbad	ner Way.	Suite I		Y LLC	•
This document contains procurement or manufar	information dure in who	proprietary to Software Ca le or in part without the exp ICAP Classificatio	oress w	and shall r ritten perr CP:	nission of	d for e Softwa	ire Can	ing des nery LL PUBI:	ign, C.
Designer: Andrew Bushuev	Drawin			R4-1/					
Drawn by: Andrew Bushuev	Page T	itte: Title and F	Revisi	ion His	tory				
Approved: lain Galloway	Size C	Document Number	8MP-LF	PDDR4-1/	١.				Rev 1.0
	Date:	Friday, February 25, 20	022		Sheet	1	of	10	





#### LPDDR4 6GB Power su pply voltage seguence: RESET\_n & held LOW. VDD1 >= VDD2 VDD2 >= VDDQ VDD 1V8 U2A DMIO\_A C3 DRAM\_DMIO\_B i.MX8MP - DDR DMIO A G D DRAM DATAO B DOL A C2 DRAM DATAO B DOL A C2 DRAM DATA' B DOL A C2 DRAM DATA' B DOL A C4 DRAM DATA' B DATA C80 C81 C83 C86 =10uF =1.0UF =1.0UF 0402 CC 0402 CC 0402 CC 0402 CC N6 J4 DRAM\_AC02/CS0\_A / CS0\_n / CS0# DRAM\_AC03/CS1\_A / C0 / --J6 G5 DRAM\_AC00/CKE0\_A / CKE0 / CKE0 DRAM\_AC01/CKE1\_A / CKE1 / CKE1 C10 DRAM\_DMI1\_B 0402 CC 0402 CC 0402 CC 0402 C DMI1\_A NVCC\_DRAM\_1V1 M1 DRAM\_AC04/CK\_t\_A / BG0 / BA2 DRAM\_AC05/CK\_c\_A / BG1 / A14 NVCC DRAM 1V1 C87 C88 C91 C92 X L5 DRAM AC14/-/A4/A4 G2 ODT\_CA\_A VDD2\_K1 VDD2\_K3 VDD2\_K10 VDD2\_K12 0402 CC 0402 CC 0402 CC 0402 CC VSS\_J12 VSS\_K4 VSS\_K4 VSS\_K4 VSS\_K11 V Y3 DRAM\_DMI1\_A C89 C90 C93 C94 C169 1.0UF 1.0UF 1.0UF 1.0UF 1.0UF DMI0 B AA2 DRAM\_DATA8\_A DRAM\_CKE0\_B AA4 DRAM\_CKE1\_B AA5 DRAM\_AC20/CKE0\_B / CK\_1\_B / CK\_B DRAM\_AC21/CKE1\_B / CK\_0\_B / CK\_0\_B P4 | CKE0\_B | CKE1\_B | NC\_NB GND NVCC\_DRAM\_1V1 BY VDDO BS DT VDDO BS DRAM\_AC34/ -- / WE\_n(A14)/ WE# R2 CA0\_B P2 CA1\_B R9 CA1\_B R10 CA2\_B R11 CA3\_B P11 CA4\_B CA5\_B Y10 DRAM\_DMI0\_A C96 C100 C101 C104 C175 DMI1 B DMI-18 DO8-18 PY11 DRAM DATAO A PY11 DRAM DATAO A DO9-18 PY11 DRAM DATAO A DO10-18 D011-18 D01 0402 CC 0402 CC 0402 CC 0402 CC 0402 CC NVCC\_DRAM\_1V1 T2 ODT\_CA\_B DRAM\_DQS2\_P DRAM\_DQS2\_N AA1 DRAM\_SDQS0\_C B C95 C97 C98 C99 C173 1.0UF 1.0UF 1.0UF 1.0UF 1.0UF 0402 CC 0402 CC 0402 CC 0402 CC 0402 CC DRAM\_DQS3\_P DRAM\_DQS3\_N AF1 DRAM\_SDQS1\_C\_B NVCC\_DRAM\_1V1 GND I R5 10K DRAM\_nRESET 0402\_CC DRAM\_VREF T1 DRAM\_RESET\_N DRAM\_nRESET T11 RESET\_N DNU\_AB11 DNU\_AB2 DNU\_AB1 DNU\_AA12 DNU\_AA1 DNU\_B12 DNU\_B1 R7 240 OHM DRAM\_ZQ0 R6 240 OHM R1 DRAM\_ZN TP2 P2 DRAM\_AC19/MTEST / MTEST / MTEST R8 240 OHM DRAM\_ZQ1 XG11 NC\_G11 MT53F1536M32D4DT-046 WT-A Data Bus Command/Address Pin Name LPDDR4 DDR4 Pin Name LPDDR4 DDR4 RESET\_N MTESTI CKEO\_A CKE\_LA CSO\_A CSO\_A CSO\_A CK\_C\_A DRAM\_CK\_T\_A DRAM\_CK\_T\_B CADLA CATLA CATLA CATLA CATLA CATLA CATLA DNP DRAM\_CK\_C\_A 0002/A 0003/A 0004/A 0004/A 0005/A 0005/A 0005/A 0005/A 0005/B 0002/B AB CK\_LA CK\_CA MTEST CK\_LB CK\_CB MTEST CKEO B CKE L B CSO B CK L B CK L B CK L B CALB CALB CALB CALB CALB CALB CALB Software Cannery LLC SOFTWARE CANNERY LLC 5651 Palmer Way, Suite B Carlsbad, CA 92010 Electronics Design Accelerator DOS (L.C. 8) DOW (L. 18 / DB) (L.) 18 DOW (L. 18) D 8MP-LPDDR4-1A Drawn by: Andrew Bushuev CPU DRAM Approved: lain Gallowa Document Number 8MP-LPDDR4-1A Date: Friday, February 25. 2022

## i.MX8M Plus 10 Interface










NVCC\_SERIAL\_IO




LED


					i.MX	8	MP - SD							
12 12	SD1_CLK SD1_CMD	<b>%</b> =	SD1_CLK SD1_CMD	W28 W29	SD1_CLK SD1_CMD		SD2_CLI SD2_CMI			SD2_CLK SD2_CMD	3	SD2_CLK SD2_CMD	12 12	
12 12 12 12 12 12 12 12 12 12	SD1_DATA0 SD1_DATA1 SD1_DATA2 SD1_DATA3 SD1_DATA4 SD1_DATA6 SD1_DATA6 SD1_DATA7 SD1_RESET_ SD1_STROBE		SD1_DATA0 SD1_DATA1 SD1_DATA2 SD1_DATA2 SD1_DATA3 SD1_DATA4 SD1_DATA6 SD1_DATA7 SD1_DATA7 SD1_DATA7	Y29 Y28 V29 V28 U26 AA29 AA28 U25 W25	SD1_DATA0 SD1_DATA1 SD1_DATA2 SD1_DATA3 SD1_DATA3 SD1_DATA4 SD1_DATA6 SD1_DATA6 SD1_DATA7 SD1_RESET_B SD1_STROBE		SD2_DATA SD2_DATA SD2_DATA SD2_DATA SD2_DATA SD2_DATA SD2_CD1 SD2_CD1 SD2_RESET_	AC 1 AA 2 AA 3 AC AD B AD	29 26 25 26 29	SD2_DATA0 SD2_DATA1 SD2_DATA2 SD2_DATA3 SD2_WP SD2_nCD SD2_RESET_B	₩ ≪	SD2_DATA0 SD2_DATA1 SD2_DATA2 SD2_DATA3 SD2_WP SD2_nCD SD2_RESET	12 12 12 12 12 12 12 B 11,	12
					MIMX8MP8DVNLZA	A		_						




Electronics De	sign Acc	proprietary to Software Cann	5651 Palm Carlsbad, e	t be used for	B	ng design,
Designer: Andrew Bushuev	Drawin	ie or in part without the expre	CP:	IUO:		PUBI:
Drawn by: Andrew Bushuev	Page T	CPU IO				
						Re
Approved: lain Galloway	Size	Document Number 8M	IP-LPDDR4-1A			1.


## i.MX8M Plus PHYs







```
| LVDSD_DO_N | TOTAL | LVDSD_TXD_N | LVDSD_T
```





Electronics De	sign Acc	proprietary to Software Car	5651 Pa Carisba nnery and shall		Suite I	B	ing desi	gn,
Designer: Andrew Bushuev	Drawin	E or in part without the expr ICAP Classification Title: 8MP-LPI	: CP:		f Softwa		PUBI:	
Drawn by: Andrew Bushuev	Page T	CPU PHYs						
Approved: lain Galloway	Size C	Document Number 8	MP-LPDDR4-	IA				Rev 1.0
	Date:	Friday, February 25, 20	22	Sheet	5	of	10	





### **Boot Mode**

### i.MX8M Plus ROM Fuse


Full Line Address	Physical Address	7	6	5	4	3	2	1	0
0x470[15:0]	0x470[7:0]	OVERRIDE_M 00 - 32 page 01 - 64 page 10 - 128 pag 11 - 32 page	5 E 5	OVERRIDE_FLEXS PI_BT_S I 0 - Do not overriude 1 - Override	O VERRIDE_FLEXS PI_BT_SE 0 - Rexs PI_Hyperflas h 1.6 10 - Rexs PI_Has h with 4B supported   10 - Default Octal mode   M 8QXP B0 already   11 - Default Octal mode   M	sV  READ 1x13 default Licron, supported on	FLEXS PLAUTO_PRO BE_EN O - Disable 1 - Enable	FLEXSH_A UT 00 - Cu us dSH 01 - Mok 20 ct 10 - Mir mn0 11 - Adesto 0	il ctal
0x480[15:0]	0x480[7:0]	Reserved		FLEXSPI_DU MMY	_CYCLE_SEL			FLEXS PI FBQ_SEL 000 - 100 MHz 001 - 133 MHz 010 - 166 MHz 011 - 200 MHz 100 - 80 MHz 101 - 20 MHz	
0x480[31:16]	0x480[23:16]	NOC_ID_REMAP_BYPASS	ROM_NO_LOG if blown, ROM will not log event to log buffer	SDP_DBABLE Disa ble USBse rial download	FORCE_BT_FROM_FUSE  Boot from programmed fuses, not Boot Mode Pins	FLEXS PI_F 00 - 500 us 01 - 1 ms 10 - 3 ms 11 - 10 ms	HOLD_TIME_SEL	WDOG_T[MEOUT_S 00 - 2.0s 01 - 1.5s 10 - 1.0s 11 - 0.5s	ELECT
0x490[15:0]	0x490[7:0]	US DHC_PWR_EN O - No powe rcycle 1 - Ena bled v ia	EMMC_FAST_BT O - Regular 1 - Fast Boot	S DM MC_BL 00 - 8-bit 01 - 4-bit 10 - 8-bit 01 11 - 4-bit 01	DR [MMC 4.4] DR [MMC 4.4]	SD_SPEED: 00 - Normal/SDR12 01 - High/SDR25 10 - SDR50 11 - SDR104	EM MC_SPEED: 00 - Normal 01 - High	US BHC_VO L_SEL For Normal Boot Mode IO Voltage 0 - 3.3V 1 - 1.8V	US DHC_MRG_VOLS EL For M/g Mode IO Voltage 0 - 3.3V 1 - 1.8V
0x490[31:16]	0x490[23:16]	RECO VERY_SDMMC _BOOT_DIS O - Ena ble 1 - Disa ble		IMG_CNT	N_S ET 1_OFFS ET		USDHC_PAD_SION_EN O - Disable 1 - Enable	BT_RDC_DBABLE	US DHC_DLL_EN 0 - Disable DLL for S D/e M M C 1 - Enable DLL for S D/e M M C
0x4A0[15:0]	0x4A0[7:0]	SD_CALL_STEP '00'-1 TBD		USD HC_PWR_INTERVAL 00 - 20 ms 01 - 10 ms 10 - 5 ms 11 - 2.5 ms		USDHC_PWR_DELAY 0 - 5 ms 1 - 25 ms	USDHC_PWR_POLARITY 0 - Low 1 - High	US DHC_OVRD_ PAD_SETTING_UP1	EMMC_FAST_BT_ACK 0 - Bo ot Ack Disabled 1 - Bo ot Ack Enabled
0x4A0[31:16]	0x4A0[23:16]				Rese	rv ed			
0x4B0[15:0]	0x4B0[7:0]	Reserved			NAND GPMI DDR DLL 1  GPMIRead DDR DLL Tar  OOOD - 7   0001 - 1   0111 - 0   1111 - 15	VAL get Value		US B_SS_ENABLE	NAND_CS_NUM  Nand Number Of Devices   00 - 1   01 - 2   10 - 4   11 - Reserved
0x4B0[31:16]	0x4B0[23:16]	Reserved	FlexSPII	NAND Busy Bit Offset Overric	e	HexsPI NAND CS I 00-100 ns 01-200 ns 10-400 ns 11-50 ns	nte rval	Flexs PI NAND Coli 00-12 01-13 10-14 11-15	umn Address Width

Full Line Address	Physical Address	7	6	5	4	3	2	1	0
0x470[15:0]	0x470[15:8]	BOOT_MO ( BootRom w * BOOT_MO	=	hese fuses instead of BOOT_1 SELblown	MO DE pins if	O VERRÎDE_USDHC_BT_SEI 0 - Do not override 1 - Override	OVERRIDE_US 00 - WSDHC 18 01 - WSDHC 18 10 - WSDHC 28 11 - WSDHC 38	M MC	D VERRÎ DE_NAND_PG_PER_BLK D - Do mot overrîste 1 - O verrîste
0x480[15:0]	0x480[15:8]	BT_LPB  0 '00'/'01' - '10' - DW '11' - DW	ore/DDR/Bus  LPB Disable by 2 by 4	BT_LPB_POLARITY  S Plo polarity	ICACHE_DIS L1 FCache DISABLE	TZ AS C_EN	WDOG_EN '0' - Disabled '1' - Enabled	BT_FREQ_SEL  ARM/DDR  0 - 800 / 800 M Hz 1 - 400 / 400 M Hz	DCACHE_DIS Disable L1 and L2 D-Cache
0x480[31:16]	0x480[31:24]	000 - 001 -	_PORT_SEL eCSPI1 eCSPI2 eCSPI3	BCSPI_ADDR_SEL 0 - 3-bytes  24-bit  1 - 2-bytes  16-bit	ECSPI_CS_S 00 - CSM0  d 01 - CSM1 10 - CSM2 11 - CSM3	ELISPI onlyj efaultij	RECOVER_E '0' - Disable '1' - Enables		DCAC HE_BYP AS S_D IS
0x490[15:0]	0x490[15:8]	US DHC_DLL_S EL 0 - DLL Slave Mode for 1 - DLL Override Mode			Deli	MMC_DLL_DLY[8:0] sytangetfor USDHC DLL, it is a verride mode tanget delay de	applied to slave mode target pends on DLL Override fuse	delay bit value .	
0x490[31:16]	0x490[31:24]				USDHC_O VRD_PAD	S ETT ING LO W8 [7:0]			
0x4A0[15:0]	0x4A0[15:8]	BT_TOGGLE_MODE	NAND_FCB 00 - 2 01 - 2 10 - 4 11 - 8	SERCH_COUNT		NAND_TG_PREAM Toggle Mode 33M '000'-166 P MICL '001'-16 P MICL '010'-2 G P MICLK '010'-4 G P MICLK '101'-5 G P MICLK '111'-7 G P MICLK '111'-7 G P MICLK '111'-15 G P MICLK '111'-15 G P MICLK	l Hz Preamble Delay, Read La Koycles cycles cycles cycles cycles cycles cycles cycles	ite ncy	NAND_RST_T IM E
0x4A0[31:16]	0x4A0[31:24]		•		NAND_OVERRIDE	PAD_S ETT ING [7:0]	- Lydra		•
0x4B0[15:0]	0x4B0[15:8]		NAND READ RETRY SEQ. II 0000 - do n't use mad metry! 0010 - Miron 20mm Resig 0010 - Tos hiba A19mm RRseq 0101 - Tos hiba 19 mm RRseq 0101 - SanDis 19 mm RRseq 0101 - SanDis 19 mm RRseq 0101 - SanDis 19 mm RRseq 0101 - Wink 20mm AD & RR 0111 - Hynk 26mm RRseq 0101 - Hynk 20mm D & RR 0101 - Hynk 20mm D & BR 0101 - Hynk 20mm D & BR	q ue noe ue noe ue noe se q ue noe noe se q ue noe se q ue noe	MC	NAND RO 00-3 <sup>2</sup> 01-2 10-4 11-5	W_ADDR_BYTES	Reserved	Reserved
0x4B0[31:16]	0x4B0[31:24]				RNG_TF	RIM[7:0]			

#### i.MX8M Plus Boot Mode


	1.1717	COIVI I IU	J DOOL N	1000
BOOT_MODE3	BOOT_MODE2	BOOT_MODE1	BOOT_MODE0	Boot Modes
0	0	0	0	Boot From Internal Fuses
0	0	0	1	USB Serial Download
0	0	1	0	USDHC3 (eMMC boot only, SD3 8-bit) De fault
0	0	1	1	USDHC2 (SD boot only, SD2)
0	1	0	0	NAND 8-bit single device 256 page
0	1	0	1	NAND 8-bit single device 512 page
0	1	1	0	QSPI 3B Read
0	1	1	1	QSPI Hyperflash 3.3V
1	0	0	0	ecSPI Boot
1	0	0	1	Reserved
1	0	1	0	FLEXSPI Serial NAND 2k page
1	0	1	1	FLEXSPI Serial NAND 4k page
1	1	0	0	Reserved (Boot on I2C connected to BOOT PIN[3:2]
1	1	0	1	Reserved
1	1	1	0	Infinite Loop Mode
1	1	1	1	Test Mode

### Manufacturing Test



BOOT_MODE1	BOOT_MODE0	Boot Modes
1	0	USDHC3 (eMM C boot only, SD3 8-bit)
0	1	USB Serial Download

Softwar Electronics De		nery LLC elerator		er Way, Suite B	NERY LLC
		proprietary to Software Ca e or in part without the expr ICAP Classification	ess written permiss		
	Disposit				
Andrew Bushuev Drawn by: Andrew Bushuev	Page T	8MP-LP	DDR4-1A	ı	
Andrew Bushuev Drawn by:	" '	8MP-LP		ı	Re 1



# **B2B** Connector for CPU Board Header Header 7 CSI2\_CKN CSI2\_CKP CSI2\_CKF LVDS0\_TX3\_P 8 CLKOUT1 > CLKOUT1 Header Header VSYS\_5V C158 C159 CC0603 CC0603 **→** VDD 1V8 VDD 3V3-CC0603 CC0603 0402\_CC

DF40C-100DP-0.4V(51)

DF40C-100DP-0.4V(51)

Software Electronics De		nery LLC elerator	5		Way, Suite B A 92010	NERY	LLC
		proprietary to Software					
Designer:	Drawing	ICAP Classificat	ion: C	CP:	IUO:		JBI:
Designer: Andrew Bushuev	Drawing	ICAP Classifical g Title: 8MP-L	ion: C	CP:			•
Designer:		ICAP Classifical g Title: 8MP-L	ion: C	CP:			•