

8MP-LPDDR4-1A SOM (3V3/1V8 IO)

Table of Content

Page 1	Cover
Page 2	CPU PWR
Page 3	CPU DRAM
Page 4	CPU IO
Page 5	CPU PHY
Page 6	CPU MISC
Page 7	eMMC/QSPI
Page 8	BOOT CFG
Page 9	PMIC
Page 10	SOM IO

Revision History

Rev. Code	Date	By	Description
A	2019-10-25	Frank	Initial version
1A	2021-02-25	Andrew Bushuev	<p>This respin is based on the initial design made by Frank @ 2019-10-25 @</p> <p>This respin includes:</p> <ul style="list-style-type: none">o Build-time selectable IO voltages for various interfaces (incl. backward compatibility to the NXP SOM)o I2C level shifter between the CPU and the PMICo 4 symmetrical SMD standoffs for the heatsinko 0402 caps instead of 0201 around the DRAM and PMICo PCB stackup change from 6 layers to 8o PCB thickness change from 1.1mm to 1.6mm

Software Cannery LLC
Electronics Design Accelerator

SOFTWARE CANNERY LLC
5651 Palmer Way, Suite B
Carlsbad, CA 92010

This document contains information proprietary to Software Cannery and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of Software Cannery LLC.

Designer: Andrew Bushuev	Drawing Title: 8MP-LPDDR4-1A	ICAP Classification: CP- I/O: PUR:
Drawn by: Andrew Bushuev	Page Title: Title and Revision History	
Approved: Ian Galloway	Size: C	Document Number: 8MP-LPDDR4-1A
Date: Friday, February 25, 2022		Rev: 1.0
Sheet: 1 of 10		

i.MX8M Plus PWR


The diagram illustrates the power management circuitry for the i.MX8MP processor. Key components include:

- Voltage Rails:** VDD_ARM, VDD_SOC, NVCC_DRAM_IV1, NVCC_SERIAL_IO, NVCC_GPIO_JTAG, NVCC_ENET, NVCC_SAI, NVCC_USD, NVCC_MIPI, NVCC_PCI, NVCC_USB.
- Capacitors:** Various electrolytic and ceramic capacitors are used for decoupling and filtering across different voltage domains.
- Resistors:** Precision resistors are used for current limiting and signal conditioning.
- Grounding:** A comprehensive grounding scheme is shown, ensuring low impedance paths for all power planes.
- Pinout Table:** A detailed table lists the pins of the MMX8MPDVNLZAA package, categorized by function (e.g., VSS, VDD, I/O).

Pin	Signal	Pin	Signal	Pin	Signal
L7	VSS1	U09	VSS10	Y16	VDD_ARM_16
P11	VSS2	U10	VSS11	Y17	VDD_ARM_17
J9	VSS3	U11	VSS12	Y18	VDD_ARM_18
L14	VSS4	U12	VSS13	Y19	VDD_ARM_19
L16	VSS5	U13	VSS14	Y20	VDD_ARM_20
L23	VSS6	U14	VSS15	Y21	VDD_ARM_21
L27	VSS7	U15	VSS16	Y22	VDD_ARM_22
L3	VSS8	U16	VSS17	Y23	VDD_ARM_23
G27	VSS9	U17	VSS18	Y24	VDD_ARM_24
X1	VSS10	U18	VSS19	Y25	VDD_ARM_25
P19	VSS11	U19	VSS20	Y26	VDD_ARM_26
R11	VSS12	U20	VSS21	Y27	VDD_ARM_27
R12	VSS13	U21	VSS22	Y28	VDD_ARM_28
R13	VSS14	U22	VSS23	Y29	VDD_ARM_29
R14	VSS15	U23	VSS24	Y30	VDD_ARM_30
R15	VSS16	U24	VSS25	Y31	VDD_ARM_31
R16	VSS17	U25	VSS26	Y32	VDD_ARM_32
R17	VSS18	U26	VSS27	Y33	VDD_ARM_33
R18	VSS19	U27	VSS28	Y34	VDD_ARM_34
R19	VSS20	U28	VSS29	Y35	VDD_ARM_35
M11	VSS21	U29	VSS30	Y36	VDD_ARM_36
R23	VSS22	U30	VSS31	Y37	VDD_ARM_37
R27	VSS23	U31	VSS32	Y38	VDD_ARM_38
R3	VSS24	U32	VSS33	Y39	VDD_ARM_39
R7	VSS25	U33	VSS34	Y40	VDD_ARM_40
T11	VSS26	U34	VSS35	Y41	VDD_ARM_41
T19	VSS27	U35	VSS36	Y42	VDD_ARM_42
U11	VSS28	U36	VSS37	Y43	VDD_ARM_43
U18	VSS29	U37	VSS38	Y44	VDD_ARM_44
U19	VSS30	U38	VSS39	Y45	VDD_ARM_45
U23	VSS31	U39	VSS40	Y46	VDD_ARM_46
M19	VSS32	U40	VSS41	Y47	VDD_ARM_47
U27	VSS33	U41	VSS42	Y48	VDD_ARM_48
L3	VSS34	U42	VSS43	Y49	VDD_ARM_49
U7	VSS35	U43	VSS44	Y50	VDD_ARM_50
V19	VSS36	U44	VSS45	Y51	VDD_ARM_51
V11	VSS37	U45	VSS46	Y52	VDD_ARM_52
V18	VSS38	U46	VSS47	Y53	VDD_ARM_53
W16	VSS39	U47	VSS48	Y54	VDD_ARM_54
W23	VSS40	U48	VSS49	Y55	VDD_ARM_55
W27	VSS41	U49	VSS50	Y56	VDD_ARM_56
W3	VSS42	U50	VSS51	Y57	VDD_ARM_57
N11	VSS43	U51	VSS52	Y58	VDD_ARM_58
W7	VSS44	U52	VSS53	Y59	VDD_ARM_59
A28	VSS45	U53	VSS54	Y60	VDD_ARM_60
A27	VSS46	U54	VSS55	Y61	VDD_ARM_61
A3	VSS47	U55	VSS56	Y62	VDD_ARM_62
AAT	VSS48	U56	VSS57	Y63	VDD_ARM_63
AB10	VSS49	U57	VSS58	Y64	VDD_ARM_64
AB12	VSS50	U58	VSS59	Y65	VDD_ARM_65
AB14	VSS51	U59	VSS60	Y66	VDD_ARM_66
N19	VSS52	U60	VSS61	Y67	VDD_ARM_67
AB18	VSS53	U61	VSS62	Y68	VDD_ARM_68
AB50	VSS54	U62	VSS63	Y69	VDD_ARM_69
AB22	VSS55	U63	VSS64	Y70	VDD_ARM_70
AB8	VSS56	U64	VSS65	Y71	VDD_ARM_71
AC24	VSS57	U65	VSS66	Y72	VDD_ARM_72
	VSS58	U66	VSS67	Y73	VDD_ARM_73
	VSS59	U67	VSS68	Y74	VDD_ARM_74
	VSS60	U68	VSS69	Y7	

Software Cannery LLC Electronics Design Accelerator		SOFTWARE CANNERY LLC 5651 Palmer Way, Suite B Carlsbad, CA 92010	
This document contains information proprietary to Software Cannery and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of Software Cannery LLC.			
Designer: Andrew Bushuev		Drawing Title: 8MP-LPDDR4-1A	
Drawn by: Andrew Bushuev		Page Title: CPU PWR	
Approved: Iain Galloway		Size C Document Number 8MP-LPDDR4-1A	Rev 1.0
Date: Friday, February 25, 2022		Sheet 2 of 10	

LPDDR4 6GB




Data Bus				Command/Address			
Pin Name	LPDDR4	DDR4		Pin Name	LPDDR4	DDR4	
D0M0_D0S0_P	D0SL0_L	D0SL0_L		D0M0_RESEL_N	RESET_N	RESET_N	
D0M0_D0S0_N	D0SL0_L	D0SL0_L		D0M0_RESELT_N	RESETT_N	RESETT_N	
D0M0_D0M0_N	D0ML0_L	D0ML0_L	DBI_U0_A	D0M0_A000	CRES0_A	CRES0_A	
D0M0_D0M0_P	D0ML0_L	D0ML0_L		D0M0_A001	CRES1_A	CRES1_A	
D0M0_D001	D001_A	D001_A		D0M0_A002	CS0_L	CS0_L	
D0M0_D002	D002_A	D002_A		D0M0_A003	CS1_L	CS1_L	
D0M0_D003	D003_A	D003_A		D0M0_A004	CS2_A	CS2_A	BIG0
D0M0_D004	D004_A	D004_A		D0M0_A005	CS3_A	CS3_A	BIG1
D0M0_D005	D005_A	D005_A		D0M0_A006	CS4_A	CS4_A	
D0M0_D006	D006_A	D006_A		D0M0_A007	CS0_L	CS0_L	
D0M0_D007	D007_A	D007_A		D0M0_A008	CS0_L	CS0_L	
D0M0_D008	D008_A	D008_A		D0M0_A009	CS0_L	CS0_L	
D0M0_D009	D009_A	D009_A		D0M0_A010	CS0_L	CS0_L	
D0M0_D010	D010_A	D010_A		D0M0_A011	CS0_L	CS0_L	
D0M0_D011	D011_A	D011_A		D0M0_A012	CS0_L	CS0_L	
D0M0_D012	D012_A	D012_A		D0M0_A013	CS0_L	CS0_L	
D0M0_D013	D013_A	D013_A		D0M0_A014	CS0_L	CS0_L	
D0M0_D014	D014_A	D014_A		D0M0_A015	CS0_L	CS0_L	
D0M0_D015	D015_A	D015_A		D0M0_A016	CS0_L	CS0_L	
D0M0_D016	D016_A	D016_A		D0M0_A017	CS0_L	CS0_L	
D0M0_D017	D017_A	D017_A		D0M0_A018	CS0_L	CS0_L	
D0M0_D018	D018_A	D018_A		D0M0_A019	CS0_L	CS0_L	
D0M0_D019	D019_A	D019_A		D0M0_A020	CS0_L	CS0_L	
D0M0_D020	D020_A	D020_A		D0M0_A021	CS0_L	CS0_L	
D0M0_D021	D021_A	D021_A		D0M0_A022	CS0_L	CS0_L	
D0M0_D022	D022_A	D022_A		D0M0_A023	CS0_L	CS0_L	
D0M0_D023	D023_A	D023_A		D0M0_A024	CS0_L	CS0_L	
D0M0_D024	D024_A	D024_A		D0M0_A025	CS0_L	CS0_L	
D0M0_D025	D025_A	D025_A		D0M0_A026	CS0_L	CS0_L	
D0M0_D026	D026_A	D026_A		D0M0_A027	CS0_L	CS0_L	
D0M0_D027	D027_A	D027_A		D0M0_A028	CS0_L	CS0_L	
D0M0_D028	D028_A	D028_A		D0M0_A029	CS0_L	CS0_L	
D0M0_D029	D029_A	D029_A		D0M0_A030	CS0_L	CS0_L	
D0M0_D030	D030_A	D030_A		D0M0_A031	CS0_L	CS0_L	
D0M0_D031	D031_A	D031_A		D0M0_A032	CS0_L	CS0_L	
D0M0_D032	D032_A	D032_A		D0M0_A033	CS0_L	CS0_L	
D0M0_D033	D033_A	D033_A		D0M0_A034	CS0_L	CS0_L	
D0M0_D034	D034_A	D034_A		D0M0_A035	CS0_L	CS0_L	
D0M0_D035	D035_A	D035_A		D0M0_A036	CS0_L	CS0_L	
D0M0_D036	D036_A	D036_A		D0M0_A037	CS0_L	CS0_L	
D0M0_D037	D037_A	D037_A		D0M0_A038	CS0_L	CS0_L	
D0M0_D038	D038_A	D038_A		D0M0_A039	CS0_L	CS0_L	
D0M0_D039	D039_A	D039_A		D0M0_A040	CS0_L	CS0_L	
D0M0_D040	D040_A	D040_A		D0M0_A041	CS0_L	CS0_L	
D0M0_D041	D041_A	D041_A		D0M0_A042	CS0_L	CS0_L	
D0M0_D042	D042_A	D042_A		D0M0_A043	CS0_L	CS0_L	
D0M0_D043	D043_A	D043_A		D0M0_A044	CS0_L	CS0_L	
D0M0_D044	D044_A	D044_A		D0M0_A045	CS0_L	CS0_L	
D0M0_D045	D045_A	D045_A		D0M0_A046	CS0_L	CS0_L	


Software Cannery LLC Electronics Design Accelerator		SOFTWARE CANNERY LLC 5651 Palmer Way, Suite B Carlsbad, CA 92015	
This document contains information proprietary to Software Cannery and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of Software Cannery LLC.			
ICAP Classification:		CP:	ILO:
Designer: Andrew Bushuvar	Drawing Title: 8MP-LPDDR4-1A	PUR:	
Drawn by: Andrew Bushuvar	Page Title: CPU DRAM		
Approved: Iain Galloway	Size C	Document Number 8MP-LPDDR4-1A	Rev 1.0
Date: Friday, February 25, 2022		Sheet 3	of 10

i.MX8M Plus IO Interface

U11 i.MX8MP - NAND




MMX8MP0DVNLZAA






MMX8MP0DVNLZAA


U1K i.MX8MP - eNET




MMX8MP0DVNLZAA



MMX8MP0DVNLZAA




U1H i.MX8MP - SA1




MMX8MP0DVNLZAA

U1L i.MX8MP - Peri




MMX8MP0DVNLZAA



External PU is necessary for SD2_RESET_B to enable SD card power as default!


Configure internal pull up at CPU side, open drain output
Configure internal pull up at CPU side




Software Cannery LLC Electronics Design Accelerator		SOFTWARE CANNERY LLC 5651 Palmer Way, Suite B Carlsbad, CA 92010	
This document contains information proprietary to Software Cannery and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of Software Cannery LLC.			
ICAP Classification:		CP:	PU:
Designer: Andrew Bushuev	Drawing Title: 8MP-LPDDR4-1A		
Drawn by: Andrew Bushuev	Page Title: CPU IO		
Approved: Iain Galloway	Size C	Document Number 8MP-LPDDR4-1A	Rev 1.0
Date: Friday, February 25, 2022		Sheet 4	of 10

i.MX8M Plus PHYs


U1B i.MX8MP - USB




U1C i.MX8MP - PCIe




U1D i.MX8MP - DSI




U1G i.MX8MP - LVDS



U1E i.MX8MP - CSI




U1F i.MX8MP - HDMI



Software Cannery LLC Electronics Design Accelerator		SOFTWARE CANNERY LLC 5651 Palmer Way, Suite B Carlsbad, CA 92010	
This document contains information proprietary to Software Cannery and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of Software Cannery LLC.			
ICAP Classification:		CP:	PUR:
Designer: Andrew Bushuev	Drawing Title: 8MP-LPDDR4-1A		
Drawn by: Andrew Bushuev	Page Title: CPU PHYs		
Approved: Ian Galloway	Size C	Document Number 8MP-LPDDR4-1A	Rev 1.0
Date: Friday, February 25, 2022		Sheet 5 of 10	

i.MX8M Plus MISC

JTAG Debug



Software Cannery LLC
Electronics Design Accelerator



SOFTWARE CANNERY LLC
5651 Palmer Way, Suite B
Carlsbad, CA 92010

This document contains information proprietary to Software Cannery and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of Software Cannery LLC.


ICAP Classification:		CP:	IUO:	PUBI:
Designer: Andrew Bushuev	Drawing Title: 8MP-LPDDR4-1A			
Drawn by: Andrew Bushuev	Page Title: CPU MISC			
Approved: Iain Galloway	Size A4	Document Number 8MP-LPDDR4-1A		Rev 1.0
Date:	Friday, February 25, 2022		Sheet 6	of 10

Storage

eMMC5.1



QSPI Flash



Software Cannery LLC Electronics Design Accelerator		SOFTWARE CANNERY LLC 5651 Palmer Way, Suite B Carlsbad, CA 92010	
This document contains information proprietary to Software Cannery and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of Software Cannery LLC.			
ICAP Classification:		CP:	IJO: PUBI:
Designer: Andrew Bushuev	Drawing Title: 8MP-LPDDR4-1A		
Drawn by: Andrew Bushuev	Page Title: eMMC/QSPI		
Approved: Iain Galloway	Size B	Document Number 8MP-LPDDR4-1A	Rev 1.0
Date: Friday, February 25, 2022		Sheet 7 of 10	

Boot Mode


i.MX8M Plus ROM Fuse

Full Line Address	Physical Address	7	6	5	4	3	2	1	0
0x470[15:0]	0x470[7:0]	0-32 pages 01-64 pages 10-128 pages 11-32 pages	0-32 pages 01-64 pages 10-128 pages 11-32 pages	0-32 pages 01-64 pages 10-128 pages 11-32 pages	0-32 pages 01-64 pages 10-128 pages 11-32 pages	0-32 pages 01-64 pages 10-128 pages 11-32 pages	0-32 pages 01-64 pages 10-128 pages 11-32 pages	0-32 pages 01-64 pages 10-128 pages 11-32 pages	0-32 pages 01-64 pages 10-128 pages 11-32 pages
0x480[15:0]	0x480[7:0]	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved
0x480[31:16]	0x480[23:16]	NOC_ID_REMAP_BYPASS	ROM_NO_LOG If down, ROM will not log event to log buffer	SDP_DISABLE Disable USB serial download	FORCE_BT_FROM_FUSE Boot from programmed fuses, not Boot Mode Pins	FLEXSPI_HOLD_TIME_SEL 0-Disable 1-Enable	WDOG_TIMEOUT_SELECT 00-2.0s 01-1.5s 10-1.0s 11-0.5s	FLEXSPI_FQD_SEL 000-100 MHz 001-133 MHz 010-166 MHz 011-200 MHz 100-80 MHz 101-30 MHz	FLEXSPI_AUTO_PROBE_TYPE 00-Default 01-Internal 10-External 11-Default
0x490[15:0]	0x490[7:0]	USDMC_PWR_EN 0- No power cycle 1- Enable via	EMMC_FAST_BT 0- Regular 1- Fast Boot	SDMMC_BUS_WIDTH 00-8-bit 01-8-bit 10-8-bit DDR (MMC 4.4) 11-8-bit DDR (MMC 4.4)	SD_SPEED 00-Normal/SDR12 01-High/SDR25 10-SDR50 11-SDR104	EMMC_SFREQ 00-Normal 01-High	USDMC_VOL_SEL For Normal Boot Mode 00-3.3V 01-3.3V 10-3.3V 11-1.8V	USDMC_MRG_VOL_SEL For Mrg Mode IO Voltage 0-3.3V 1-1.8V	USDMC_DLL_EN 0-Disable DLL for SD/eMMC 1-Enable DLL for SD/eMMC
0x490[31:16]	0x490[23:16]	RECOVERY_BOOT_DIS 0-Enable 1-Disable	RECOVERY_BOOT_DIS 0-Enable 1-Disable	IMG_CNTRN_STRT_OFFSET	USDMC_PAD_SDR_EN 0-Disable 1-Enable	BT_RDC_DISABLE	USDMC_DLL_EN 0-Disable DLL for SD/eMMC 1-Enable DLL for SD/eMMC	USDMC_DLL_EN 0-Disable DLL for SD/eMMC 1-Enable DLL for SD/eMMC	USDMC_DLL_EN 0-Disable DLL for SD/eMMC 1-Enable DLL for SD/eMMC
0x4A0[15:0]	0x4A0[7:0]	SD_CAL_STEP 100-1 TBD	USDMC_PWR_INTERVAL 00-20ms 01-10ms 10-5ms 11-2.5ms	USDMC_PWR_DELAY 0-5ms 1-2.5ms	USDMC_PWR_POLARITY 0-Low 1-High	USDMC_OVRD_PAD_SETTING_UP1	EMMC_FAST_BT_ACK 0-Boot ACK Disabled 1-Boot ACK Enabled	EMMC_FAST_BT_ACK 0-Boot ACK Disabled 1-Boot ACK Enabled	EMMC_FAST_BT_ACK 0-Boot ACK Disabled 1-Boot ACK Enabled
0x4A0[31:16]	0x4A0[23:16]	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved
0x4B0[15:0]	0x4B0[7:0]	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved
0x4B0[31:16]	0x4B0[23:16]	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved

i.MX8M Plus Boot Mode

BOOT_MODE3	BOOT_MODE2	BOOT_MODE1	BOOT_MODE0	Boot Modes
0	0	0	0	Boot From Internal Fuses
0	0	0	1	USB Serial Download
0	0	1	0	USDHC3 (eMMC boot only, SD3 8-bit) Default
0	0	1	1	USDHC2 (SD boot only, SD2)
0	1	0	0	NAND 8-bit single device 256 page
0	1	0	1	NAND 8-bit single device 512 page
0	1	1	0	QSPI 3B Read
0	1	1	1	QSPI Hyperflash 3.3V
1	0	0	0	eSPI Boot
1	0	0	1	Reserved
1	0	1	0	FLEXSPI Serial NAND 2k page
1	0	1	1	FLEXSPI Serial NAND 4k page
1	1	0	0	Reserved (Boot on I2C connected to BOOT PIN[3:2])
1	1	0	1	Reserved
1	1	1	0	Infinite Loop Mode
1	1	1	1	Test Mode

Manufacturing Test



BOOT_MODE1	BOOT_MODE0	Boot Modes
1	0	USDHC3 (eMMC boot only, SD3 8-bit)
0	1	USB Serial Download




Software Cannery LLC
Electronics Design Accelerator

SOFTWARE CANNERY LLC
3001 Palmer Way, Suite B
Carlsbad, CA 92008


This document contains information proprietary to Software Cannery and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of Software Cannery LLC.

Designer: Andrew Butcher	Drawing Title: 8MP-LPDDR4-1A	Doc Classification: CP	Rev: 1.0	File: F001
Checker: Andrew Butcher	Page Title: CPU BOOT MODE			
Approved: Ian Galloway	Size: A4	Document Number: 8MP-LPDDR4-1A	Rev: 1.0	File: F001
Date: Friday, February 25, 2022 1 Sheet 8 of 10				


SYS PMIC



GND Testpoints



Backup PWR Supply








i.MX8M Plus LPDDR4 Power Sequence

SEQ	PWR/Signal	REG	MIN	TYP	MAX	Max Current(mA)
1	NVCC_SNVS_1V8	LDO1	1.65	1.8	1.95	10
2	32K_INTERNAL	RTC_CLK	--	--	--	--
3	VDD_SOC	BUCK1/3	0.72/0.81	0.85/0.95	0.9/1.0	6000
4	VDD_ARM	BUCK2	0.72/0.81/0.9	0.85/0.95/1.0	0.9/1.0/1.025	3000
5	VDDA_1V8	LDO3	1.71	1.8	1.89	300
6	VDD_1V8/NVCC_XXX	BUCK5	1.65	1.8	1.95	2000
7	NVCC_DRAM_1V1	BUCK6	1.045	1.1	1.155	2000
8	VDD_3V3/NVCC_XXX	BUCK4	3	3.3	3.6	3000
8	VSD_3V3	MUXSW	3	3.3	3.6	400
9	NVCC_SD2	LDO5	3.0/1.65	3.3/1.8	3.6/1.95	150
10	POR_B	POR_B	--	--	--	--

Software Cannery LLC Electronics Design Accelerator		SOFTWARE CANNERY LLC 5651 Palmer Way, Suite B Carlsbad, CA 92010	
This document contains information proprietary to Software Cannery and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of Software Cannery LLC.			
Designer: Andrew Bushuev	Drawing Title: 8MP-LPDDR4-1A	ICAP Classification: CP	IUD: PUR:
Drawn by: Andrew Bushuev	Page Title: PMIC		
Approved: Ian Galloway	Size C Document Number 8MP-LPDDR4-1A	Rev 1.0	
Date: Friday, February 25, 2022		Sheet 9 of 10	

B2B Connector for CPU Board



Software Cannery LLC Electronics Design Accelerator		SOFTWARE CANNERY LLC 5651 Palmer Way, Suite B Carlsbad, CA 92010	
This document contains information proprietary to Software Cannery LLC and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of Software Cannery LLC.			
		ICAP Classification:	CP: IUC: PUB:
Designer: Andrew Bushover	Drawing Title: <div style="border: 1px solid black; padding: 5px; text-align: center;"> 8MP-LPDDR4-1A </div>		
Drawn by: Andrew Bushover	Page Title: <div style="border: 1px solid black; padding: 5px; text-align: center;"> SOM 10 </div>		
Approved: Iain Galloway	Size C	Document Number 8MP-LPDDR4-1A	Rev 1.0
Date: Friday, February 26, 2022		Sheet 10 of 10	