# **An Approximate and Iterative Posit Multiplier**

Group 33				
Saketh Jooluri	IMT2022528			
Sai Swaraj Pachipala	IMT2022581			
Likithkumar Rachaputi	MT2024528			

### **Introduction:**

Posit number system is an emerging number system which aims to be a competitor to the existing IEEE floating-point number system.




Figure 1. Generic posit format for an n-bit number

$$value = (-1)^s * (useed)^k * (2)^{exp} * (1 + frac)$$
  
 $useed = (2)^(2^es)$ 

# **Methodology:**

- 1) First, we extracted the sign, regime, exponent, and mantissa bits from the given 32-bit numbers. This step is referred to as *decoding*.
- 2) The decoding process was performed for both numbers that we need to multiply.
- 3) Using the sign, regime, and exponent of the two numbers, we calculated the sign, regime, and exponent of the result based on the <u>reference paper</u>.
- 4) Using the mantissas of the two numbers, we computed the mantissa of the result using an iterative approach, as described in the <u>reference paper</u>.
- 5) Finally, using the result's sign, regime, and exponent (from step 3) and the mantissa (from step 4), we reconstructed the final result. This step is called *encoding*.




Figure 2: Datapath of the proposed multiplier circuit


Once we implemented the design in Verilog, we successfully simulated and verified the results. However, during synthesis, we encountered the following issues:

- 1. **Non-synthesizable loop variables**: To resolve this, we replaced the loop variable with its maximum value and used a conditional if statement within the loop to eliminate the error.
- 2. Unsupported break statement in Verilog: Since the break statement is not supported in Verilog, we replaced it with i = -1; which causes the loop to exit as intended.



- - [VRFC 10-2989] 'break' is not declared [posit\_multiplier\_top.v:158]
  - [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.

Figure 3: Error screenshot during synthesis in Vivado




# **Results:**

a) Max Clock Frequency Achieved:

		V	Vaveform	Period (ns)	Frequency (M	ИHz)
k		{(	0.000 2.250}	4.500	222	2.222
Design Timing Summary						
Setup		Hold		Pulse Width		
Worst Negative Slack (WNS):	0.130 ns	Worst Hold Slack (WHS):	0.075 ns	Worst Pulse Width S	lack (WPWS):	1.000 ns
Total Negative Slack (TNS):	0.000 ns	Total Hold Slack (THS):	0.000 ns	Total Pulse Width Ne	egative Slack (TPWS):	0.000 ns
Number of Failing Endpoints	: 0	Number of Failing Endpo	oints: 0	Number of Failing E	ndpoints:	0
		Total Number of Endpoir	nts: 2223	Total Number of End	F 100 F 100 F 100 F	1198

$$Max Freq = \frac{1}{Tclk - WNS} = \frac{1}{(4.5 - 0.13)ns} = 228.23MHz$$

#### **b)** Resource Utilization:




Comparison with floating point (from reference paper)

Format	SPFP			
Architecture	Iterative			
Device	xcvu190			
$f_{max}$ (MHz)	450			
LUT	685			
FF	241			


## c) Latency of Computation:


Behavioural and Post Implementation simulation Result



No latency

# d) Implemented Layout Diagram:






### e) Max throughput achievable:

$$Max throughput = rac{1}{Tclk*Max Utilization percentage} \ Max throughput = rac{1}{4.5ns*3.8}*100 \ Max throughput = 5.84*10^9 Hz$$

Maximum achievable throughput = 5.84GHz

#### f) Bitstream Result on ILA



### g) Error Calculation

Error calculation is performed using a Python program

GitHub Link