

Lab 4 Portfolio

Lab manual

• CDA3201 • Intro to Logic Design •


Lab Assignment

4


Name: *Ivan Oliveras*

Grade: /100

4) [40] Consider the following sequential circuit with two positive-edge-triggered JK flip-flops.



4.a) [4] Trace the timing diagram for the above circuit by hand.



$$J2 = Q1$$

$$K2 = Q1$$

$J \rightarrow 1$
 $K \rightarrow 1$
 Flip

$J \rightarrow 1$
 $K \rightarrow 0$
 Set


$J \rightarrow 0$
 $K \rightarrow 1$
 Reset

$J \rightarrow 0$
 $K \rightarrow 0$
 Hold

Name: *Juan Oweray*


Grade: /100

- 4.c) [8] Verify the circuit design/behavior by implementing the circuit using Quartus and the CD4027BE J-K Flip Flop. Review the PowerPoint in this section know how set the value of CLR and X to a value within a time period. SET1 and SET2 are active high so disable them by connecting permanently to low so see how to set a constant (0) throughout the time period, and how to set the fluctuating value of the clock. Turn in a picture of your Schematic and a picture of the VectorWaveForm generated to match the given timing diagram



- 4.b) [16] Build the above circuit using the CD4027BE dual JK flip-flop logic chip on your breadboard and then connect it to your test platform to test it. Use the chip block diagram below to plan for your wiring. Use 2 logic switches for inputs X and CLR (Reset), and one pulse switch for the Clock. Use 4 LEDs to observe $X=J1=K1$, $Q1=J2=K2^*$, $Q2$, and $Z=Q1^*+Q2^*$. Tie the SET inputs to low as they are active high. Plan your circuit below.

Observation: If X is kept high, Q1 will toggle at every positive Clock transition because $J1=K1=X=1$ (toggle mode).



$Q2$ Not
Used

Grade: /100

State Diagram:


[illegible]


[10] Draw the State Diagram and Table

[illegible]

10) Figure out the simplest Boolean Algebra Expression for JK Flip Flop Inputs J_2

[20] Plan your wiring below using template below as a guide and wire it using a second CD4027BE J-K Flip








Present State	Q_2	Q_1	input	output	Next State	F. F. Transition
A	0	0	/	1(01)	B 0 1	$J_2 K_2 : J_1 K_1$ 0 X : 1 X
B	0	1	/	2(10)	C 1 0	1 X : X 1
C	1	0	/	3(11)	A 0 0	X 1 : 0 X
X	1	1	/	X	X : X X	X X : X X

$Q \rightarrow Q'$	J	K
0 \rightarrow 0	0 0	0 X
0 \rightarrow 1	1 0	1 X
1 \rightarrow 0	0 1	X 1
1 \rightarrow 1	1 1	X 0


Present State		$\overline{a}, \overline{b}_1$		$\overline{z}, \overline{a}, \overline{b}_2$	
Name	Q_1, Q_2	X	Z	Name Q_1^+, Q_2^+	F.F. Transition
A	0 0	0 1	1	A 0 C 1 0	$\begin{array}{c c c} \overline{J}_1 & \overline{J}_2 & \overline{K}_1, \overline{K}_2 \\ \hline 0 & 0 & 0H, 1 \\ 1 & 0 & 1T, 1 \end{array}$
B	0 1	0 1	1	A 0 C 1 0	$\begin{array}{c c c} \overline{J}_1 & \overline{J}_2 & \overline{K}_1, \overline{K}_2 \\ \hline 0 & 0 & 0H, 1 \\ 1 & 0 & 1T, 1 \end{array}$
C	1 0	0 1	1	D 1 B 0 1	$\begin{array}{c c c} \overline{J}_1 & \overline{J}_2 & \overline{K}_1, \overline{K}_2 \\ \hline 0 & 1 & 0H, 0 \\ 1 & 1 & 1T, 0 \end{array}$
D	1 1	0 1	0	D 1 B 0 1	$\begin{array}{c c c} \overline{J}_1 & \overline{J}_2 & \overline{K}_1, \overline{K}_2 \\ \hline 0 & 1 & 0H, 0 \\ 1 & 1 & 1T, 0 \end{array}$




Without CLK 

So CLK 

Quartus Schematics and Waveform





Z# 23466357

[illegible]