
Digital Logic Design Computer Assignment 3 Report sheet Niloufar mortazavi 220701096 نيلوفر مرتضوى

Q1) B) First, I wrote the Verilog code for the behavioral ALU (pre synthesis) and then I gave the code to yosis to synthesis it and I stored as a separate file.



Then I wrote a testbench to compare these two synthesized and pre synthesized Verilog codes. I got help from mycells.lib and yosis libraries to compare those.


```
yosis
=== behavioral_ALU ===
  Number of wires:
                                     470
  Number of wire bits:
                                     517
  Number of
             public wires:
                                      54
  Number of
             public wire bits:
                                       0
  Number of memories:
  Number of memory bits:
                                       0
                                       0
  Number of processes:
  Number of cells:
                                     480
     $ AND
                                      59
                                      62
      AOI3
       AOI4
                                      10
                                       1
     $ MUX
                                      40
                                      78
     $_NOR
                                      64
      NOT
                                      37
     $_OAI3
                                      29
                                      82
       XNOR
     $ XOR
```

Mycells.lib


```
4.1.2. Re-integrating ABC results.
ABC RESULTS:
                           NAND cells:
                                             208
ABC RESULTS:
                            NOR cells:
                                             336
                            NOT cells:
ABC RESULTS:
                                             112
ABC RESULTS:
                     internal signals:
                                             463
ABC RESULTS:
                        input signals:
                                              36
ABC RESULTS:
                       output signals:
                                              17
Removing temp directory.
```

C) I erased the gate delays in mycells.lib because my code was without delays and I wanted to check if yosis synthesis my code correctly or not. The wave from both synthesized and pre synthesized codes are similar so that I found out yosis did a great job synthesizing the Verilog code.

Some part of testbench wave forms for behavioral ALU:




D) if we consider the delays the second wave form would have some differences with the first one as we can see below:



And because of the delays the bits might have been recived in different times so we may have wrong outputs. Also by observing the waves we can see that by

having too much loops the pre synthesized code would be more efficient because of the less simulation run time.

Q2) B) I did exactly like Q1 but this time for a structural ALU:




yosis

```
=== structural ALU ===
  Number of wires:
                                     275
  Number of wire bits:
                                     322
  Number of public wires:
  Number of public wire bits:
                                      54
  Number of memories:
  Number of memory bits:
                                       0
  Number of processes:
                                     285
  Number of cells:
    $_AND
                                      40
    $ AOI3
                                      27
    $_A0I4_
                                      29
                                       1
    $ MUX
    $_NAND
                                      28
                                      39
    $_NOR_
    $ NOT
    $ OAI3
                                      29
                                      26
    $ OR
                                      36
    $ XNOR
    $_XOR
                                      12
```


Mycells.lib

4.1.2. Re-integrati	ng ABC results.	
ABC RESULTS:	NAND cells:	154
ABC RESULTS:	NOR cells:	220
ABC RESULTS:	NOT cells:	107
ABC RESULTS:	internal signals:	268
ABC RESULTS:	input signals:	36
ABC RESULTS:	output signals:	17
Removing temp direc	tory.	

C) exactly as Q1 the wave forms from both will be similar:



D) as part D in Q1 if we consider the delays the waveforms would be different:



Q3) for this part i wrote a testbench to compare pre synthesized behavioral ALU with the structural one. As you can see they are the same so we come to conclusion that both of our verilogs work allright.

