




Figure 1. System architecture of the synthetic digital twin, showing the data ingestion, model, and visualisation tiers describ