CS2100 Tutorial

Control

will start at:05 as usual

Assignment 1

- I marked Q1+4+Admin; any questions ask after tutorial
 - · Common mistakes:
 - using pow()
 - naming files wrongly
 - failing testcase (can't help for this)
- Please check Q5
 - NA and 00 should be accepted for the relevant questions
 - Still check in case of spurious errors

Midterms

• All the best:)

- Open book, bring your "cheatsheet"
 - MIPS Sheet
 - Control signal from lecture / tutorial (?)
 - Anything else important to you
 - (Sometimes making your own "cheatsheet" helps with revision
- Bring calculator

From lecture slide:

Generating ALUControl Signal

Opcode	ALUop	Instruction Funct Operation field		ALU action	ALU control
lw	00	load word	XXXXXX	add	0010
sw	00	store word	store word XXXXXX		0010
beq	01	branch equal	XXXXXX	subtract	0110
R-type	10	add	10 0000	add	0010
R-type	10	subtract	10 0010	subtract	0110
R-type	10	AND	10 0100	AND	0000
R-type	10	OR	10 0101	OR	0001
R-type	10	set on less than	10 1010	set on less than	0111

Instruction Type	ALUop
lw/sw	00
beq	01
R-type	10

Function	ALUcontrol
AND	0000
OR	0001
add	0010
subtract	0110
slt	0111
NOR	1100

Generation of 2-bit **ALUop** signal will be discussed later

From lecture slide:

Design of ALU Control Unit (1/2)

• Input: 6-bit Funct field and 2-bit ALUop

ALUcontrol3 = 0

• Output: 4-bit ALUcontrol

ALUcontrol2 =

• Find the simplified expressions


ALUop0 + ALUop1. F1


	ALU	Jop		Funct Field (F[5:0] == Inst[5:0])				ALU	
	MSB	LSB	F5	F4	F3	F2	F1	F0	control
lw	0	0	Х	Х	Х	Х	X	Х	0010
sw	0	0	Х	Х	Х	Х	Х	Х	0010
beq	øχ	1	X	X	Х	Х	Х	Х	0110
add	1	Ø X	ΛX	ØΧ	0	0	0	0	0010
sub	1	Ø X	X	ØΧ	0	0	1	0	0110
and	1	Ø X	XΧ	øχ	0	1	0	0	0000
or	1	9 X	X	ØΧ	0	1	0	1	0001
slt	1	ØX	X	øχ	1	0	1	0	0111

From lecture slide:

Control Design: Outputs

	PogDa+	ALUSrc	MemTo	Reg	Mem	Mem	Branch	AL	Jop			
	RegDst	ALUSIC	Reg	Write	Read	Read	Read	Read	d Write	Branch	op1	op0
R-type	1	0	0	1	0	0	0	1	0			
lw	0	1	1	1	1	0	0	0	0			
sw	X	1	Х	0	0	1	0	0	0			
beq	X	0	Х	0	0	0	1	0	1			






If (R[rs]==R[rt]) PC=PC+4+BrAddr

000100 00001 00011 000000000001100

Q1(a)

Registers File			Al	.U	Data M	emory	
RR1	RR2	WR	WD	Opr1	Opr2	Address	Write Data
\$1	\$3	\$3 or \$0	[\$1]-[\$3] or MEM([\$1]-[\$3])	[\$1]	[\$3]	[\$1] – [\$3]	[\$3]



RegDest	X
RegWrite	0
ALUSrc	0
MemRead	0
MemWrite	0
MemToReg	X
Branch	1
ALUop	01
ALUcontrol	0110


sub \$25, \$20, \$5

R[rd] = R[rs] - R[rt]


000000 10100 00101 11001 00000 100010


Q1(c)

Registers File			Al	LU	Data M	emory	
RR1	RR2	WR	WD	Opr1	Opr2	Address	Write Data
\$20	\$5	\$25	[\$20] – [\$5]	[\$20]	[\$5]	[\$20] – [\$5]	[\$5]



RegDest	1
RegWrite	1
ALUSrc	0
MemRead	0
MemWrite	0
MemToReg	0
Branch	0
ALUop	10
ALUcontrol	0110





Prelude: "returning" multiple things in C

Use pointers in argument to "return" multiple things

```
void func(int a, int b, int *ret1, int *ret2) {
   int y = a - b;
   *ret1 = a + b;
   *ret2 = y > 0 ? y : -1 * y;
}
```

Questions 3, 4, 5, 6, 7

- What's going on:
 - Imagine you're writing an emulator: you will need to simulate what the hardware does in code
- What this means:
 - Find the 'code' (in C for this module) that simulates what each of the components do
 - For example, we have the Instruction Memory:
 - "Text segment" from 0x0040 0000 to 0x1000 0000, so we have 0x0FC0 0000 bytes of Instr. Mem.
 - Represent that by uint32_t instr_mem[264241152]





FIGURE 2.13 The MIPS memory allocation for program and data. These addresses are only a software convention, and not part of the MIPS architecture. The stack pointer is initialized to $7ffffffc_{hex}$ and grows down toward the data segment. At the other end, the program code ("text") starts at $0040~0000_{hex}$. The static data starts at $1000~0000_{hex}$. Dynamic data, allocated by malloc in C and by new in Java, is next. It grows up toward the stack in an area called the heap. The global pointer, \$gp, is set to an address to make it easy to access data. It is initialized to $1000~8000_{hex}$ so that it can access from $1000~0000_{hex}$ to $1000~ffff_{hex}$ using the positive and negative 16-bit offsets from \$gp. This information is also found in Column 4 of the MIPS Reference Data Card at the front of this book.


Now we're simulating the register file.

- 1. What is the data in the register file?
- 2. What stuff do we do with the register file?



Now we're simulating the register file.

- What is the data in the register file?
 - 32 registers, each with 32-bit field
- 2. What stuff do we do with the register file?
 - We get RR1/RR2/WR/WD/RegWrite
 - We pass RD1 and RD2 out
 - Remember how to "return" multiple things?
 - We might need to modify the register file
 - This happens when RegWrite is 1




Now we're simulating the register file.

- 1. What is the data in the register file?
 - 32 registers, each with 32-bit field


How to simulate this:

```
int32_t rf[32];
```



Now we're simulating the register file.

- 2. What stuff do we do with the register file?
 - We get RR1/RR2/WR/WD/RegWrite
 - => simulated as arguments to function
 - We pass RD1 and RD2 out
 - => simulated as "return" values
 - · We might need to modify the register file
 - => the body of the function



Q3a

```
int32_t rf[32];
void RegFile(uint5_t RR1,
```

Just an array of integers to store the registers content. The index shall be the name (i.e., register number) of the register

Since we need to return two outputs, we will need to pass them back via pointers

Make sure that register 0 returns a 0


Make sure that we never write to register 0. Actually, harmless coz you can never read the content back. Still, just for completeness

We can use C's conditional statement or if-then-else.
Both are perfectly fine

Q3b) Data Memory


Now we're simulating the data memory.

- 1. What is the data memory?
 - The simplification is always "a large array"
- 2. What stuff do we do with data memory?
 - Input: Address, Write Data
 - Input: MemWrite, MemRead
 - Output: ReadData



Q3b

```
int32_t data_memory[1073741824];
                                                  Ridiculous number but without
                                                  introducing OS, we will just live with this
int32_t AccessDataMemory(uint32_t address,
                                                  for now
                          int32_t WrData,
                          bool MemRead,
                          bool MemWrite)
     // We can do a sanity check here.
     // You can at most do one memory operation.
     // Will assume that "error" raises hell.
     if (MemRead && MemWrite) {
                                                                      Simple error checking
        error("Cannot do both read and write at the same time.")
     }
     if (MemRead) {
        return data_memory[address];
     if (MemWrite) {
        data_memory[address] = WrData;
                                                            Straightforward
        return 0;
```



Macro processing is kind of automated text processing of your source code before it is passed to the compiler. It is useful especially for shortening repetitive coding. Not just save space but also so that you only need to fix one piece of code instead of fixing all the repeated copies. In the repetition process, it can also allow the programmer to e parts of the repetition on a case by case basis

In macro, one line, one statement.

If what you want to write spans
multiple lines, continuation of
must be made explicit by "\"

The semicolon here is due to "MUX(8);" written with a semicolon. It is copied verbatim. It makes "MUX(8);" look like a valid C statement and when expanded the semicolon is harmless as the result is still acceptable in C

```
(a) _RegDst
```

```
if (!opcode) *_RegDst = 1;
else *_RegDst = 0;
```

(b) _ALUSrc

(c) _MEMRead

(d) _ALUOp

ALUcontrol	Function
0000	AND
0001	OR
0010	add
0110	subtract
0111	slt
1100	NOR

```
uint4_t ALUControl(uint2_t _ALUOp, uint6_t _funct) {
  if (_ALUOp == 2) { // R-type; need to decode funct
   switch (_funct) {
      case 0x20: return 2; // add
      case 0x22: return 6; // sub
      case 0x24: return 0; // and
      case 0x25: return 1; // or
      case 0x27: return 0xC; // nor
      case 0x2a: return 7; // slt
      default: // raise an error
 else { // non R-type
   if (_ALUOp == 0)
       return 2; // Ask ALU to add
    if (_ALUOp == 1)
       return 6; // Ask ALU to subtract
```

Q7

ALUcontrol	Function
0000	AND
0001	OR
0010	add
0110	subtract
0111	slt
1100	NOR

ALUiszero passed by pointer and is always set based on the result

```
int32_t ALU(int32_t in0, int32_t in1, uint4_t ALUcontrol, bool *ALUiszero)
    int32_t result;
    switch (ALUcontrol) {
       case 0:
          result = in0 & in1;
                                          in1 may be rt or immed. But this
          break;
                                          is settled prior to invoking the
       case 1:
                                          ALU
          result = in0 | in1;
          break;
       case 2:
          result = in0 + in1;
          break;
       case 6:
                                           Our input parameters are signed.
          result = in0 - in1;
                                           So we are doing signed comparison
          break:
                                           here
       case 7:
          result = (int32_t)(in0 < in1);
          break;
       case 12:
          result = \sim(in0 | in1);
          break;
                                           We use the bitwise complement
                                           (NOT) of C. Cannot use logical NOT
   *ALUiszero = (result == 0);
    return(result);
```

End of Tutorial 5

• Slides uploaded on github.com/theodoreleebrant/TA-2425S1

• Email: theo@comp.nus.edu.sg

Anonymous feedback:
 bit.ly/feedback-theodore
 (or scan on the right)

