

# CS250 Midterm 1 Review

Theo Park

September 21, 2022

## Contents

<b>1</b>	<b>Why Computer Architecture</b>	<b>2</b>
1.1	Definitions . . . . .	2
1.2	C Compiling Process . . . . .	3
1.3	Mechanical Computers . . . . .	3
1.4	Vacuum Tube Computers . . . . .	3
1.5	Transistor . . . . .	4
1.6	Two Architectures . . . . .	4
<b>2</b>	<b>Representation</b>	<b>4</b>
2.1	Electrical Representation of Bits . . . . .	4
2.2	Bit String . . . . .	4
<b>3</b>	<b>Regular Representations</b>	<b>5</b>
3.1	Unsigned integer, base 2, weighted positional . . . . .	5
3.2	Sign Magnitude . . . . .	5
3.3	Two's Complement . . . . .	5
<b>4</b>	<b>Casting/Sign Extension</b>	<b>5</b>
<b>5</b>	<b>Overflow</b>	<b>6</b>
<b>6</b>	<b>Gray Code</b>	<b>6</b>
<b>7</b>	<b>ASCII</b>	<b>6</b>
7.1	History . . . . .	6
<b>8</b>	<b>Order of Bytes in Memory</b>	<b>6</b>

<b>9</b>	<b>Floating Point Representation (IEEE 754)</b>	<b>6</b>
9.1	Exponent . . . . .	7
9.2	Mantissa . . . . .	7
9.3	Runtime Anomalies . . . . .	7
<b>10</b>	<b>Memory</b>	<b>7</b>
10.1	Pointing Function . . . . .	7
10.2	Register . . . . .	8
<b>11</b>	<b>Pointing</b>	<b>8</b>
11.1	Decoder . . . . .	8
11.2	Selecting bus . . . . .	8
<b>12</b>	<b>Processor</b>	<b>8</b>
12.1	Revisit of Architectures . . . . .	8
12.2	Processor is . . . . .	9
<b>13</b>	<b>General One-Step Processor Circuit</b>	<b>9</b>
13.1	Fetch-Execute Cycle . . . . .	9
13.2	Clock rate and Instruction rate . . . . .	10
13.3	Start and Stopping Hardware . . . . .	10
<b>14</b>	<b>Instruction Encoding</b>	<b>10</b>
14.1	Instruction Set Architecture . . . . .	10
14.2	Instruction Size . . . . .	11
<b>15</b>	<b>x86</b>	<b>11</b>

# 1 Why Computer Architecture

## 1.1 Definitions

- *Computer* is a machine that can be programmed to **carry out computation automatically**
- *Architecture* is a **conceiving, planning, and designing structures**
  - CA has purpose only when given SW
- *Software* is a **description of a computation** expressed in a programming language, any data, and documentation

- Purpose 1: Definining an DS & A
- Purpose 2: Executing
- *Interpreter executes software*
  - Directly executes instructions expressed in a PL
  - **Does NOT rely on "Turtles all the way down"** (interpreter for interpreter for interpreter... ) approach
- *Compiling* is the process of **traslating** programs written in one **HLL** (High-level language) into a **LLL** that **has a machine interpreter**

## 1.2 C Compiling Process

// TODO Find a better way to put diagram in Org files

source\_code -> preprocessor -> preprocessed source code -> compiler -> assembly code ->

- Preprocessed Source Code: Does not contain **comments**, **macros**, **includes**, etc
- Assembly Code: **Machine specific**

## 1.3 Mechanical Computers

- Antikythera Mechanism (200B.C): Count Olumpics days
- Charles Babbage (1849)

### 1.3.1 Disadvantages

- Parts are small, require individual assembly
- Part shape and size determine computational function
- Parts cause waer and accuracy degrades over time
- Algorithm are slow

## 1.4 Vacuum Tube Computers

- Colossus

#### 1.4.1 Disadvantages

- About the same volume as mechanical computer
- Uses a lot of electrical energy
- Vacuum tubes burn out

#### 1.5 Transistor

- First one built at AT&T Bell Labs
- Used to use germanium crystal, now use silicon
- Futures are graphene or single layer of carbon

#### 1.6 Two Architectures

##### 1.6.1 Harvard Architecture

Separate memories for instructions and data

##### 1.6.2 Von Neumann Architecture

Single memory for instruction and data

### 2 Representation

#### 2.1 Electrical Representation of Bits

- **V (max) voltage  $V - \Delta$**  is recognizes as 1
- **0 to  $0 + \delta$**  is recognizes as 0
- **Rising edge** and **falling edge** are ignored

#### 2.2 Bit String

- **Bus: Collection of k wires carrying k-bits**
- **k-bits on k-wires**
- k-bits can represent up to  $2^k$  **values**
- *Bit strings are only meaningful when it is paried with a representation*

### 3 Regular Representations

Unsigned and 2's complement integers are native data types for most modern circuits

#### 3.1 Unsigned integer, base 2, weighted positional

**Regular binary number** that we think of normally.

$$001011 = 0 \times 2^5 + 0 \times 2^4 + 1 \times 2^3 + 0 \times 2^2 + 1 \times 2^1 + 1 \times 2^0 = 11$$

#### 3.2 Sign Magnitude

**UIB2WP but the MSB is the sign** (MSP = left most bit).

$$101011 = -1(0 \times 2^4 + 1 \times 2^3 + 0 \times 2^2 + 1 \times 2^1 + 1 \times 2^0) = -11$$

##### 3.2.1 Characteristics of sign magnitude

- There are two zeros ( $0000 = +0$ ,  $1000 = -0$ )
- Less number can be represented (duh)

#### 3.3 Two's Complement

**MSB weight is negative**

$$101011 = -(1 \times 2^4) + 1 \times 2^3 + 0 \times 2^2 + 1 \times 2^1 + 1 \times 2^0 = -5$$

##### 3.3.1 Characteristics of two's complement

- Only one bit string for zero
- Invert bit string and add 1 to get the negative
- Uses the same circuit as unsigned integer add/subtraction

### 4 Casting/Sign Extension

- Unsigned integer: **Add 0 in front**
- 2's complement: **Add MSB in front**

## 5 Overflow

- Adding two k-bit unsigned integer resulting in (k+1)-bit result
- $A +_k B = (A + B) \bmod k$  prevents it

## 6 Gray Code

For sensors where bits need to be detected fast, "gray code" where only one bit changes per number is used.

## 7 ASCII

### 7.1 History

*Baudot Code* in 1870 used to represent  $2^5$  characters with 5 keys.

#### 7.1.1 Design of ASCII

- **Designed for machine, not human**
- Alphabetic order = integer order of character codes
- Upper and lower case only differ in **bit 7, the MSB** (these days 8 bits are used, but MSB is always 0)

#### 7.1.2 Unicode

- Up to 4 bytes per character
- Currently 14.0, supports emoji

## 8 Order of Bytes in Memory

- *Big Endian*: **MSB comes first** 0x5060 is stored as 0x5060
- *Lil Endian*: **LSB comes first** 0x5060 is stored as 0x6050

## 9 Floating Point Representation (IEEE 754)

|S| Exponent | mantissa |

## 9.1 Exponent

Exponent is a biased integer. The initial range is  $-127 < e < 127$ , sign is made implicit by  $E = e + \text{Bias} = e + 127$ .

## 9.2 Mantissa

Unless the number is 0, the MSB of the mantissa must be 1  $\rightarrow$  No need to store! (**hidden bit**). Instead, **one extra precision bit** is stored in the end.

## 9.3 Runtime Anomalies

1.  $E = 0$ ,  $\text{Mantissa} = 0$ ,  $\pm 0$ , depending on the sign bit
2.  $E = 0$ ,  $\text{Mantissa} \neq 0$ ,  $\text{Mantissa MSB} = 0$ : De-normalized number, gradual underflow
3.  $E = 255$ ,  $\text{Mantissa} = 0$ :  $\pm\infty$ ; in general, overflow is set to infinity to help people
4.  $E = 255$ ,  $\text{Mantissa} \neq 0$ : Not a Number

# 10 Memory

## 10.1 Pointing Function




Figure 1: Abstract Pointing Function Diagram by Prof. George B Adams

Memory chips are 2D,  $2^{k/2} \times 2^{k/2}$  grid creates  $2^k$  intersections -> Only  $2 \cdot 2^{k/2}$  wires needed! Optimized design can reduce number of wires by  $\sqrt{2^k}/2$

## 10.2 Register

k-bit register has k latches to store  $2^k$  bit strings.

## 11 Pointing

### 11.1 Decoder

A circuit with n wires input and  $2^n$  wires output. Decoding output is selected or not\_selected

X	Y	D0	D1	D2	D3
0	0	1	0	0	0
1	0	0	1	0	0
0	1	0	0	1	0
1	1	0	0	0	1

2-to-4 decoder truth table. **n inputs and  $2^n$  outputs.**

### 11.2 Selecting bus

- *Bus*: Group of n wires, carry n bit
- *Multiplexer (mux)*: Selects **from  $2^n$  k-bit input buses, outputs to 1 k-bit output bus**
- *Demultiplexer (Demux)*: Reverse of mux

## 12 Processor

### 12.1 Revisit of Architectures

- Harvard: Optimized design and simultaneous access for data and instructions; storage inefficiency
- Von Neumann: Less memory needed; security issue



## 12.2 Processor is

- Not CPU
- Includes co-processor and microcontroller
- Building specific one purpose is expensive -> General purpose processor

## 13 General One-Step Processor Circuit




Figure 2: General One-Step Processor Circuit by Prof. George B Adams

Key points:

- Input goes from register collection to MUX1 and MUX2, they choose two k-bit strings
- ALU **continuously** to the calculation and outputs to the MUX3
- MUX3 chooses one of the result and outputs
- DeMUX put the bit string back to **correct** location (MUX3 will mess it up if it puts it back to the collection w/o DeMUX)

### 13.1 Fetch-Execute Cycle

```
while (power is on) {  
    fetch;  
}
```

```
execute;
}
```

Wow fancy algorithm.

## 13.2 Clock rate and Instruction rate

- Clock rate: Worst circuit propagation delay
- Registers and mux/demux delay exists
- ALU propagation delay varies a lot since it's where all the calculations happen

$$\text{CPU Time} = \frac{\text{Instructions}}{\text{Program}} \times \frac{\text{ClockCycles}}{\text{Instruction}} \times \frac{\text{Seconds}}{\text{Clockcycle}}$$

- Instruction per program: Software runtime dependent. 251 flashback
- Clock cycles per instruction: Compiler and circuit design dependent
- Seconds per clock cycle: Worst case propagation delay, the clock rate of the CPU

## 13.3 Start and Stopping Hardware

Hardware is designed to run 24/7. For your computer, there is an idle loop to run to continue fetch-execute cycle.

Bootstrap: **power-on reset** of latches to put the computer in known state to start fetch-execute cycle,

# 14 Instruction Encoding

## 14.1 Instruction Set Architecture

Set of operations chosen by a careful consideration to make processors the more expensive.

| opcode | operand 1 | operand 2 | ... | Result 1 | Result 2 | ...

- **Opcode:** Selects ALU result to use, contains number of operands
- **Operands:** Provide input to ALU
- **Results:** Pointers to storage locations

## **14.2 Instruction Size**

### **14.2.1 Variable Length**

- Marketing people loves it
- Compiler people hates it
- Computer slow
- Complex

### **14.2.2 Fixed Length**

- Marketing people hates it
- Compiler people loves it
- Ez
- Instructions may not utilize all the bits

### **14.2.3 What drives the length?**

- Not opcode,  $2^k \times 2 = 2^{k+1}$  only 1 bit is needed to double the operations
- Operands, results fields are the bad guys

### **14.2.4 Fix Pointer Size**

- Make pointer size a constant
- ALU circuits access memory, fetch operands and store result in fixed number of registers
- Main memory grow, pointer unchanged

## **15 x86**

Intel rich.