CS250 Midterm 1 Review

Theo Park

September 20, 2022

Contents

1	Why Computer Architecture	2						
	1.1 Definitions	. 2						
	1.2 C Compiling Process	. 3						
	1.3 Mechanical Computers							
	1.4 Vacuum Tube Computers	. 3						
	1.5 Transistor	. 3						
	1.6 Two Architectures	. 4						
2	Representation							
	2.1 Electrical Representation of Bits	. 4						
	2.2 Bit String	. 4						
3	Regular Representations							
	3.1 Unsigned integer, base 2, weighted positional	. 4						
	3.2 Sign Magnitude	. 4						
	3.3 Two's Complement	. 5						
4	Casting/Sign Extension	5						
5	Overflow	5						
6	Gray Code							
7	ASCII							
	7.1 History	. 5						
8	Order of Bytes in Memory	6						

9	Floating Point Representation (IEEE 754)							
	9.1	1	6					
	9.2		6					
	9.3	Runtime Anomalies	6					
10	Mer	nory	7					
	10.1	Pointing Function	7					
	10.2	Register	7					
11	Poir	nting	7					
		9	7					
	11.2	Selecting bus	8					
1	W	Thy Computer Architecture						
1.1	. I	Definitions						
	• C	computer is a machine that can be programmed to carry out com	<u>ı</u> –					
	pι	itation automatically						
	• A	rehitecture is a conceiving, planning, and designing structure	S					
		- CA has purpose only when given SW						
		oftware is a description of a computation expressed in a programing language, any data, and documentation	1-					
		- Purpose 1: Defining an DS & A						
		- Purpose 2: Executing						
	T	•						
	• <i>In</i>	terpreter executes software						
		 Directly executes instructions expressed in a PL 						
		 Does NOT rely on "Turtles all the way down" (interprete for interpreter for interpreter) approach 	r					
		ompiling is the process of traslating programs written in one HL ligh-level language) into a LLL that has a machine interpreter						

1.2 C Compiling Process

// TODO Find a better way to put diagram in Org files

source_code -> preprocessor -> preprocessed source code -> compiler -> assembly code --

- Preprocessed Source Code: Does not contain **comments**, **macros**, **includes**, etc
- Assembly Code: Machine specific

1.3 Mechanical Computers

- Antikythera Mechanism (200B.C): Count Olumpics days
- Charles Babbage (1849)

1.3.1 Disadvantages

- Parts are small, require individual assembly
- Part shape and size determine computational function
- Parts cause waer and accuracy degrades over time
- Algorithm are slow

1.4 Vacuum Tube Computers

• Colossus

1.4.1 Disadvantages

- About the same volume as mechanical computer
- Uses a lot of electrical energy
- Vacuum tubes burn out

1.5 Transistor

- First one built at AT&T Bell Labs
- Used to use germanium crystal, now use silicon
- Futures are graphene or single layer of carbon

1.6 Two Architectures

1.6.1 Harvard Architecture

Separate memories for instructions and data

1.6.2 Von Neumann Architecture

Single memory for instruction and data

2 Representation

2.1 Electrical Representation of Bits

- V (max) voltage V Δ is recognizes as 1
- 0 to 0 + δ is recognizes as 0
- Rising edge and falling edge are ignored

2.2 Bit String

- Bus: Collection of k wires carrying k-bits
- k-bits on k-wires
- k-bits can represent up to 2^k values
- Bit strings are only meaningful when it is paried with a representation

3 Regular Representations

Unsigned and 2's complement integers are native data types for most modern circuits

3.1 Unsigned integer, base 2, weighted positional

Regular binary number that we think of normally.

$$001011 = 0 \times 2^5 + 0 \times 2^4 + 1 \times 2^3 + 0 \times 2^2 + 1 \times 2^1 + 1 \times 2^0 = 11$$

3.2 Sign Magnitude

 $\label{eq:uib2} \textbf{UIB2WP but the MSB is the sign} \ (\text{MSP} = \text{left most bit}).$

$$101011 = -1(0 \times 2^4 + 1 \times 2^3 + 0 \times 2^2 + 1 \times 2^1 + 1 \times 2^0) = -11$$

3.2.1 Characteristics of sign magnitude

- There are two zeros (0000 = +0, 1000 = -0)
- Less number can be represented (duh)

3.3 Two's Complement

MSB weight is negative

101011 =
$$-(1 \times 2^4) + 1 \times 2^3 + 0 \times 2^2 + 1 \times 2^1 + 1 \times 2^0) = -5$$

3.3.1 Characteristics of two's complement

- Only one bit string for zero
- Invert bit string and add 1 to get the negative
- Uses the same circuit as unsigned integer add/subtraction

4 Casting/Sign Extension

- Unsigned integer: Add 0 in front
- 2's complement: Add MSB in front

5 Overflow

- Adding two k-bit unsigned integer resulting in (k+1)-bit result
- $A +_k B = (A + B) \mod k$ prevents it

6 Gray Code

For sensors where bits need to be detected fast, "gray code" where only one bit changes per number is used.

7 ASCII

7.1 History

Baudot Code in 1870 used to represent 2^5 characters with 5 keys.

7.1.1 Design of ASCII

- Designed for machine, not human
- Alphabetic order = integer order of chracter codes
- Upper and lower case only differ in bit 7, the MSB

7.1.2 Unicode

- Up to 4 bytes per character
- Currently 14.0, supports emoji

8 Order of Bytes in Memory

- Big Endian: MSB comes first 0x5060 is stored as 0x5060
- Lil Endian: LSB comes first 0x5060 is stored as 0x6050

9 Floating Point Representation (IEEE 754)

|S| Exponent | mantissa |

9.1 Exponent

Exponent is a biased integer. The initial range is -127 < e < 127, sign is made implicit by E = e + Bias = e + 127.

9.2 Mantissa

Unless the number is 0, the MSB of the mantissa must be 1 -> No need to store! (hidden bit). Instead, one extra precision bit is stored in the end.

9.3 Runtime Anomalies

- 1. E = 0, Mantissa = 0,: ± 0 , depending on the sign bit
- 2. $E=0,\ Mantissa\neq 0,\ Mantissa\ MSB=0$: De-normalized number, gradual underflow
- 3. E = 255, Mantissa = 0: $\pm \infty$; in general, overflow is set to infinity to help people

4. E = 255, $Mantissa \neq 0$: Not a Number

10 Memory

10.1 Pointing Function




Figure 1: Abstract Pointing Function Diagram

Memory chips are 2D, $2^{k/2} \times 2^{k/2}$ grid creates 2^k intersections -> Only $2*2^{k/2}$ wires needed! Optimized design can reduce number of wires by $\sqrt{2^k}/2$

10.2 Register

k-bit register has k latches to store 2^k bit strings.

11 Pointing

11.1 Decoder

A circuit with n wires input and $2^{\rm n}$ wires output. Decoding output is selected or ${\rm not_{selected}}$

X	Y	D0	D1	D2	D3
0	0	1	0	0	0
1	0	0	1	0	0
0	1	0	0	1	0
1	1	0	0	0	1

2-to-4 decoder truth table. $\bf n$ inputs and $\bf 2^n$ outputs.

11.2 Selecting bus

- Bus: Group of n wires, carry n bit
- Multiplexer (mux): Selects from 2ⁿ k-bit input buses, outputs to 1 k-bit output bus
- ullet Demultiplexer (Demux): Reverse of mux