

1-4.

(a). $1280 \times 1024 \times 3 = 3932160 \text{ bytes} \#$

(b). $\frac{3932160 \times 2^3}{100M} = 0.3145728 \text{ sec} \#$

1-5.

(a)

P1: $\frac{3\text{GHz}}{1.5} = 2 \times 10^9$

P2: $\frac{2.5\text{GHz}}{1.0} = 2.5 \times 10^9$

P3: $\frac{4\text{GHz}}{2.2} = 1.82 \times 10^9$

Hence P2 has the highest performance #

(b)

number of cycles

P1: $3\text{GHz} \cdot 10\text{sec} = 30 \times 10^9 \#$

P2: $2.5\text{GHz} \cdot 10\text{sec} = 25 \times 10^9 \#$

P3: $4\text{GHz} \cdot 10\text{sec} = 40 \times 10^9 \#$

number of instructions

P1: $\frac{30 \times 10^9}{1.5} = 20 \times 10^9 \#$

P2: $\frac{25 \times 10^9}{1.0} = 25 \times 10^9 \#$

P3: $\frac{40 \times 10^9}{2.2} = 18.18 \times 10^9 \#$

(c)

execution time = $10 \times 0.7 = 7\text{sec}$

clock rate of P1 = $\frac{20 \times 10^9 \times 1.5 \times 1.2}{7} = 5.143\text{GHz} \#$

of P2 = $\frac{25 \times 10^9 \times 1.0 \times 1.2}{7} = 4.286\text{GHz} \#$

of P3 = $\frac{18.18 \times 10^9 \times 2.2 \times 1.2}{7} = 6.857\text{GHz} \#$

1-7.

(a)

CPI of P1 = $0.1 \times 1 + 0.2 \times 2 + 0.5 \times 3 + 0.2 \times 3 = 2.6 \#$

P2 = $0.1 \times 2 + 0.2 \times 2 + 0.5 \times 2 + 0.2 \times 2 = 2.0 \#$

(b)

clock cycles of P1 = $1M \times 2.6 = 2.6 \times 10^6 \#$

P2 = $1M \times 2.0 = 2.0 \times 10^6 \#$

which is faster?

$$\text{CPU time of } P_1 = \frac{2.6 \times 10^6}{2.5 \text{ GHz}} = 1.04 \text{ ms}$$

$$P_2 = \frac{2.0 \times 10^6}{3 \text{ GHz}} \approx 0.667 \text{ ms}$$

Hence P_2 is faster #

1-9.

(1-9-1)

dynamic power = $\frac{1}{2} \times \text{Capacitive load} \times \text{Voltage}^2 \times \text{Frequency}$

$$\Rightarrow C \text{ of Pentium 4} = \frac{2 \times 90 \text{ W}}{(1.25 \text{ V})^2 \times 3.6 \text{ GHz}} = 32 \text{ nF} \#$$

$$\text{Core i5 Ivy Bridge} = \frac{2 \times 40 \text{ W}}{(0.9 \text{ V})^2 \times 3.4 \text{ GHz}} \approx 29.049 \text{ nF} \#$$

(1-9-2)

$$\frac{\text{Static power}}{\text{total dissipated power}} \text{ of Pentium 4} = \frac{10 \text{ W}}{100 \text{ W}} = 10\% \#$$

$$\text{Core i5 Ivy Bridge} = \frac{30 \text{ W}}{70 \text{ W}} \approx 42.9\% \#$$

$$\frac{\text{Static power}}{\text{dynamic power}} \text{ of Pentium 4} = \frac{10 \text{ W}}{90 \text{ W}} = \frac{1}{9} \#$$

$$\text{Core i5 Ivy} = \frac{30 \text{ W}}{40 \text{ W}} = \frac{3}{4} \#$$

(1-9-3)

Pentium 4:

$$\text{new total dissipated power} = 100 \text{ W} \times 0.9 = 90 \text{ W}$$

assume voltage should be reduced $x \cdot 100\%$

$$\Rightarrow 90 = 10 \cdot (1-x) + 90(1-x)^2$$

$$\Rightarrow x \approx 5.40\% \#$$

core i5 Ivy Bridge:

$$\text{new total dissipated power} = 70 \text{ W} \times 0.9 = 63 \text{ W}$$

assume voltage should be reduced $x \cdot 100\%$

$$\Rightarrow 63 = 30 \cdot (1-x) + 40(1-x)^2$$

$$\Rightarrow x \approx 6.52\% \#$$

1-11

(1-11-1)

15 cm:

$$\text{die area} = \frac{\pi \times 7.5^2}{84} = 2.104 \text{ cm}^2$$

$$\text{yield} = \frac{1}{(1 + (0.02 \times \frac{2.104}{2}))^2} = 0.959 \#$$

20 cm:

$$\text{die area} = \frac{\pi \times 10^2}{100} = 3.142 \text{ cm}^2$$

$$\text{yield} = \frac{1}{(1 + (0.031 \times \frac{3.142}{2}))^2} = 0.909 \#$$

(1-11-2)

15 cm:

$$\frac{12}{84 \times 0.959} = 0.149 \#$$

20 cm:

$$\frac{15}{100 \times 0.909} = 0.165 \#$$

(1-11-3)

15 cm:

$$\text{new die area} = \frac{\pi \times 7.5^2}{84 \times 1.1} = 1.912 \text{ cm}^2 \#$$

$$\text{new yield} = \frac{1}{(1 + (0.02 \times 1.15 \times \frac{1.912}{2}))^2} = 0.951 \#$$

20 cm:

$$\text{new die area} = \frac{\pi \times 10^2}{100 \times 1.1} = 2.856 \text{ cm}^2 \#$$

$$\text{new yield} = \frac{1}{(1 + (0.031 \times 1.15 \times \frac{2.856}{2}))^2} = 0.905 \#$$

(1-11-4)

0.92:

$$\frac{1}{(1 + (\text{defect per area} \times \frac{2 \text{ cm}^2}{2}))^2} = 0.92$$

$$\Rightarrow \text{defect per area} = 0.043 \text{ defects/cm}^2 \#$$

0.95:

$$\frac{1}{\left(1 + \left(\text{defect per area} \times \frac{2\text{cm}^2}{2}\right)\right)^2} = 0.95$$

\Rightarrow defect per area \approx 0.026 defects/cm² #

1-14,

(1-14-1)

$$\frac{70 \times 0.2}{250} = 5.6\%$$

Hence the total time reduce 5.6% #

(1-14-2)

$$\frac{250 \times 0.2}{55} \approx 90.9\%$$

Hence the time for INT operations reduce 90.9% #

(1-14-3)

$$250 \times 0.2 = 50$$

$$50 > 40$$

(branch instruction)

Hence No #

1-15

(1-15-1)

$$\begin{aligned} \text{total cycles} &= 50 \times 10^6 \times 1 + 110 \times 10^6 \times 1 + 80 \times 10^6 \times 4 + 16 \times 10^6 \times 2 \\ &= 512 \times 10^6 \end{aligned}$$

$$\text{cycles of FP instructions} = 50 \times 10^6 \times 1 < \frac{1}{2} \times 512 \times 10^6 = 256 \times 10^6$$

Hence it is impossible #

(1-15-2)

$$\text{total cycles} = 512 \times 10^6$$

$$\frac{1}{2} \times 512 \times 10^6 = 256 \times 10^6$$

$$= 80 \times 10^6 \times 4 \times \underline{0.8}$$

Hence we should improve the CPI of L/S by 80% #

(1-15-3)

$$\begin{aligned} \text{new total cycles} &= 50 \times 10^6 \times 1 \times 0.6 + 110 \times 10^6 \times 1 \times 0.6 + 80 \times 10^6 \times 4 \times 0.7 \\ &\quad + 16 \times 10^6 \times 2 \times 0.7 \\ &= 342.4 \times 10^6 \end{aligned}$$

$$\text{new CPU times} = \frac{342.4 \times 10^6}{2 \text{ GHz}} = 0.1712 \text{ s}$$

$$\text{old CPU times} = \frac{512 \times 10^6}{2 \text{ GHz}} = 0.256 \text{ s}$$

$$\Rightarrow \frac{0.1712}{0.256} = 0.66875$$

Hence CPU time improve by 33.125% #