FinFET – 14 nm Process Flow

Gunnar Fandrich

Group: Autogators
Electrical and Computer Engineering
University of Florida
Gainesville, Florida
todo@ufl.edu

Mark Lai

Group: Autogators

Electrical and Computer Engineering
University of Florida
Gainesville, Florida
todo@ufl.edu

Rafael Hernandez-Lopez

Group: Autogators

Electrical and Computer Engineering
University of Florida
Gainesville, Florida
rhernandezlopez1@ufl.edu

Rohan Malik

Group: Autogators
Electrical and Computer Engineering
University of Florida
Gainesville, Florida
todo@ufl.edu

Abstract—The 14 nm process flow for a FinFET details the steps needed to fabricate a FinFET at the 14 nm node. Conventor SEMulator3D is used to illustrate the process flow.

Index Terms—14nm, FinFET, process, flow, fabrication, Conventor, SEMulator3D

I. INTRODUCTION

Various process flows are used by the electronics industry to fabricate transistors. One of the available nodes for manufacturing FinFET transistors is the 14 nm process node. This process will be outlined and explained. Renders from Conventor's SEMulator3D software will be used to illustrate various steps from the process flow.

The four main steps in 14 nm FinFET manufacturing are wafer setup, front-end-of-line (FEOL), middle-of-line (MOL), and extract devices according to Conventor's SEMulator3D. Wafer setup is where the manufacture gets the silicon ready, FEOL makes the FinFET, MOL connects to the FinFET, and extract devices is where the tool slices out the FinFET from the render.

II. WAFER SETUP

III. FRONT-END-OF-LINE

- a) LTH Mand: After low-temperature hydrogenation [1], the resist layer will be etched and expose the SiARC underneath. This results in the stack from Fig. 1. TODO: Explain what we use this for.
- b) RIE Mand: Reactive ion etching (RIE) [2] is used to cut the SiARC layer, exposing the ODL underneath.

IV. MIDDLE-OF-LINE

Explanation on MOL.

V. EXTRACT DEVICES

Explanation on extracting devices.

VI. CONCLUSION

Lots of things happen in the 14 nm process flow.

University of Florida




Fig. 1. The silicon stack after LTH Mand.

REFERENCES

- M. Krátká, N. Neykova, U. Egor, A. Kromka, and B. Rezek, "Sensitivity of encapsulated diamond-protein transistor renewed by low temperature hydrogen plasma," *International journal of electrochemical science*, vol. 8, pp. 1598–1608, 02 2013.
 L. Ephrath, "Reactive ion etching for vlsi," *IEEE Transactions on Electron Devices*, vol. 28, no. 11, pp. 1315–1319, 1981.