
### **MODULE 1-FREQUENTLY ASKED QUESTIONS**

Q1 Connection between memory and processor (operating steps) with diagram?



Memory :- Stores data and instructions. · Instruction register (IR) - Holds instructions that is currently being executed. Its output is available to the control circuits which generate the timing signals that contool various processing elements involved in executing the instruction · Program counter (PC) - contains memory address of next instruction to be fetched and executed. · Memory address register (MAR) - holds address of bocation to be accessed · Memory data register (MDR) - contains data to be written into or read out of me addressed location. Operating Steps & Programs (list of instructions) reside in memory (usually stored these throng get there through input unit). O PC is set to point to first instruction of program.

1 This PC contents is transferred to MAR and Read control

addressed word (lot instruction in this case) is read out

(3) After time required to access me memory elapses,

signal is send to memory

(3) MOR contents are transferred to IR.

(5) If instruction involves an operation by ALU:

get operands from memory or general purpose register.

If operand sesides in memory, its address is sent to

MAR. Read cycle is initialized. Operand comes to

MDR. It is sent to ALU. Similarly, more operands

are sent to ALU (if required).

ALU performs operation and sends result to MDR.


The address of location where result is to be stored

is sent to MAR, and write cycle is initiated.

O PC is incremented to point to next instruction.

NOTE: If a source of destination is a register (R), MAR, MDR steps are not required as registers are directly accessible to ALU as both reside inside processor. MAR and MDR are required only if we want to access main memory for read or write operation.

## Q2 Basic performance equation and SPEC rating



# Performance Measurement

Thosefore, now a days, computer performance is measured using benchmark programs. Standardized programs are used for better comparisons.

The performance measure is the time taken by computer to execute a given benchmark.

A non profit organization called System Performance Evaluation Corporation (SPEC) selects and publishes representative

representative application programs for different application domains, together with test results for many commercially evailable computers.

The programs selected range from game playing compiler and database applications to numerically intensive programs in astrophysics and quantum chemistry.

In each case, the program is compiled for the computer under test, and running time on real computer is measured. Simulation is not allowed. The same program is also compiled and run on one computer selected as a reference.

SPEC rating = Running time on the reference computer Running time on the computer under test

The test is repeated for all the programs in SPEC suite, and geometric mean of results is computed. Let SPEC: be the rating for program in the suite.

Overall SPEC rating is given by:

SPEC rating:

(T) SPEC:

Nthroot of programs in the suite.

# Q3 Byte addressability (Big-endian and Little-endian assignments with diagram)

Byte Addressability

Successive addresses refer to successive byte locations in the memory. The terms byte-addressability memory is used for this assignment.

Byte locations have addresses 0,1,2,......

Ibyte - 8 bits.

To word length of machine is 32 - bits, successive words are located at addresses 0,7,8,..... each word emoisting bour bytes (12 bits)

word		Syte ad	daess	
address o	0	)	2_	3
4	4	5	6	7
	8 bids	8 21 4	8 bits	Bhits

Big-endian and little-endian assignments.

These 2 methods are used for byte addressing. Any one method is selected out of these.

Big-endian assignment - lower byte addresses are used for more significant bytes (leftmost bytes) of the word.

Little-endian assignment - Lower byte addresses are used for the less significant bytes (rightmost Lytes) of the word.

The words 'more significant' and 'less significant' are used in relation to the weights (power of a) resigned to bits one word represents a number.

word		Byte	add	ress	i wid	341	e ac	Idaes	6
address 0	0	١	2	3	addeds o	3	2	1	0
4	4	5	6	フ	4	7	6	5	4
	2*-4	a*-3	2-2	2 <sup>x</sup> -1		9 -1	a-2	a*3	2-1

(a) Big-endian assignment (b) Little-endian assignment (Byte be WORD ADDRESSING)

words are said to be aligned in memory if they begin at a byte address that is a multiple of the number of bytes in a word.

Q4 Instruction types (one-address, two-address, three-address instructions)

_6	asic 3	nstruction	ypes				
		C	← [A]	+[89			
dd	consends o		and the second s	Control of the Control	A, B	contents are	une

Consider three-address instruction
Operation Sourced, Source &, Destination

Add A, B, C

Two-address instruction Operation Source, Destination

Move B, C Add A, C

It may be happen the	for u	wal word !	length & address	-
size. In that cas	les we	may adopt	one-address	
instruction,	Operation	m Source Desti	nation.	
A = = = = = = = = = = = = = = = = = = =		Will and led	the accumulator	
may be used for a register to temporas	this paily &	hold values.	may be used as	1
a register to temporas	aily &	hold values.	may be used as	1
a register to temporas	aily &	hold values.	opy A contents to accumulate	1
a register to temporas	aily &	hold values.	may be used as	

Q5 Explain Branching and example?

(C)	10
Brai	iching
	()

Consider the tosk of adding a list of n numbers. It can be done in straight line. sequencing or by using a loop. lets consider both, one by one.

Straight line sequencing - Add n numbers

i	Maria Maria 80	
	Move NUMI, RO	
í+4	Add NUMB, RO	
(+8	Add NUM3, RO	
	:	
(+4n -4	Add NUMn, RO	
i+4n	Move Ro, SUM	
	1	
		- · · · · · · · · · · · · · · · · · · ·
SUM		
NUMI		
NUMB		
	9	
NUMn	1	

Straight line program for adding n numbers

Addresses of memory locations containing n numbers are symbolically given as NUMI, NUMZ, . \_\_\_, NUMN.

Add instruction is used to odd each number to the contents

of register RO. After the result is placed	all the numbers his memory location	are been added,
But, if you observe, you instructions is listed.  Add instructions, it is instruction in a progra- line sequence of it as needed.	Instead of using possible to place	a long list of ea single Add
Program Loop	Move N, RI  Clear RO  Determine address of "Next" number and add "Next" number to RO  Decrement RI  Branch > O LOOP  Move RO, SUM	
	*	
SUM		
Ν		
NOW)	<i>**</i>	
NUMÃ		
	· ·	
•	,	
NUM n		
ALA I	ne a loop to add or numb	ers

Q6 Addressing modes (definitions with examples) – mention all 8 addressing modes no matter how many have been asked

# ADDRESSING MODES

The different ways in which the location of an operand is specified in an instruction are referred to as addressing modes.

- The operand is given explicitly in the instruction.
  - Eg. More #200, RO
    Above instruction places value 200 in register Ro.
    Egenerally, this mode is used to represent constants.
- 1 Register mode The operand is the contents of a processor register; the

name of the register is given in the instruction.

Reg. - Move RI, Ra. RI Operand

Above instruction moves the contents of register RI to R2.

Generally, this mode is used to access variables.


- 3 Absolute (Direct) mode
  The address of the memory location where operand is located is given explicitly in the Production.
- Above instruction moves the operand at location Loc1 to location Loc2. representing 9t is generally used for global variables.

LOCI	Operand
	Memory

- 0				
	Add (RI), RO		Add (A), RO	
В	operand	A	6	
RI	В	Register B	Operand	


B) Index mode

The effective address of the operand is generated by adding a constant value, to the contents of a register. The register used may be a special rigister or a general-purpose register and is known as an index register.



@ Relative mode The effective address is determined by the Index mode using the program counter in place of the general purpose register Ri-Rg- 3/ 188 20 (PC) 96 PC has address 1000, then effective address of operand will be lodo. 3 Autoincrement mode The effective address of the operand is the contents of a register specified in the instruction. After accessing the operand, the contents of this register are automatically incremented to point to the next item in a list. Eq-Add (Ra)+, RO (8) Autodecrement mode The constents of a register specified in the instruction as effective address of the operand. Se- Add - (RA) RO

Q7 Explain Assembler directives?



Q8 Basic I/O operations- bus connection for processor, keyboard and display?

# Data on which instructions operate night not always be in nemory. I/O devices are used for this purpose, when data needs to be transferred to I from HO devices. The difference in speed between the processor and I/O devices creates the need for nechanisms to synchronize the transfer of data between them. Bus Processor DATAIN DATAOUT SIN DISPLAY Bus connection for processor, keyboard, & display.

Consider moving a character code from the regboard to the processor. Striking a key stores the corresponde character code in an 8-bit buffer register associate with the keyboard. This buffer register may be called DATAIN. To inform process or that a valid character is in DATAIN, a status control flag, SIN, is set to 1. value of SIN is monitored. When SIN is set to 1, the processor reads the contents of DATAIN. when the charact is transferred to the processor, SIN is automatically clear to 0. If a second character is entered at the key boar SIN is again set to and process repeats. for displaying character code on display, a buffer register, DATAOUT, and a status control flag, SOUT are used when SOUT equals 1, the display is ready to receive a character, when sout is set tol, SOUT is cleared to O offer the transfer. No display device is ready to receive a second character, SOUT is again set to 1. The buffer registers DATAIN and DATAOUT and Status flags SIN and SOUT are a part of circuitry of each derived known as a derive interface. This circuitle It a program residing in CPU monitors the status of buffer registers for I/O transfers, it is known as program - controlled I/O. But it wastes lots of processor time. This can be implemented in 2 ways: ) Port mapped IO - 9+ uses a separate, dedicated address space and is accessed via a dedicated set of microprocessor instructions.

READWAIT Branch to READWAIT if SIN=0
Suput from DATAIN to RI

Operations for transferoring output to the display:

WRITEWAIT Branch to WRITEWAIT if SOUT=0
Output from RI to DATAOUT.

## Q9 Explain the concept of Stack?

is a list of data elements, usually words or bytes, with the accessing restriction that elements can be added or semeved at one end of the list only. This end is called the top of stack, the other end is called bottom. The structure is sometimes referred to as a pushdown stack. It is just like a pile of trays. It is also called as Lifo (last In first Out ) stack! Push operation is used to place a new Hem on the stack, pop operation is used to remove the top item from the stack Assume that the first element is placed in location BOTTOM, and when new elements are pushed onto the stack, they are placed in successively lower address locations. We use a stack that grows in the direction of decreasing memory addresses. Consider a stack containing numerical values , with 43 at the bottom and -28 at the top. A processor element register is used to keep track of the address of

the element of the stack that is at the top at any given time. This register is called the stack pointer (SP) 0 Stack pointer register J SP -> - Current top eliment -28 17 739 Stack Bottom dement BOTTOM 1-xc (A Stack of words in the manony) Assume a byte-addressable memory with a 30-bit word Push : Subtract #4,5P Move NEWITEM, (SP) Pop: Move (SP), ITEM Add #4, SP If processor has autoingement and Autodecrement addressing modes, we push and pop can be performed using single instructions:

op :-	More	(SP)+, ITEM			
				-22	
31 →	19		SP->	17	
	-28	Stack		739	
	739				
				,	
				1.2	
	43	J		43	
MEMITEM	19		ITEM	- 28	
a) Alt	ar push for	om NEWITEM	Ь	) After pop	"nto 178M

Check to see if SP contains Compare #1500, SP SAFEPUSH Branch=O FULLEROR an address value equal to or less than 1500. 96 Pt does Stack is ful. Branch to soultie FULLERROR for action. Move NEWITEM, - (SP) Otherwise, push element in memory location NEWITCH outo stack Routine for a safe push operation check to see if SP contains Compare #2000, SP SAFEPOP Branch 20 EMPTY ERROR an address value greater than down. It dits, the stack is empty - Branch to routine EMPTY ERROR for achia (SP)+, LTEM otherwise, pop the top of stack into memory location ITEM Routine for a safe pop operation

Q10 Explain Subroutine?

# SUBROUTINES

In a program, if a particular subtack is performed many times on different data values, such substask is usually called a subsortine. Eg subsortine to evaluate the sine function To save space, only one copy of the instructions that constitute the Substitute is placed in the memory, and any program that requires me use of the submitter simply branches to Pts starting location - This beauching to a subsortine is called as calling the subscortine - The instruction that performs this branch operation is named a Call instruction. The subsortine is said to return (resume execution, continuing immediately after the instruction) to the program that called it by executing a Return instruction. Contends of PC must be saved by the Call instruction to enable correct return to the calledy The method followed to call and return from subsortines is referred to as is subroutine linkage method. Eg- save a return address in a specific location like a link register. When subsortine completes its task, the Return instruction returns to the calling program by branching indirectly through the link register,

710

all instruction
Store contents of PC in link register.  Branch to the target address specied by the instruction.  Return instruction
· Branch to the target address specied by the instruction
Branch to the address contained in the link register.  Memory Calling Memory Submitine  Location Program Location SUB
Memory Calling Memory Submiting
location Program location SUB
200 Call SUB - > 1000 Birst instruction
204 next instruction
Return
. 1000
1
PC 204
1,
1, 1 20 4
Call Return
Call Return  Substitute luikage using a link hegister
Subscritine nesting and the processor stack.
Subsortine nesting - when one subsortine calls another.
Subsortine nesting - when one subsortine calls another. The return address of second call is also stored in link register after
saving contents of link register at other excation.
Return addresses are generated and used in a LIFO order. A
particular register is designated as stack pointer, SP, The SP points
to a stack called processor stack. The Call Prestruction prishes
the contents of PC onto processor stack & loads subsortine
address into PC. The Return instruction pops the return address
from the processor stack into PC.