# NAND Controller (ONFi Compliant)

### NAND Controller specs

Version18: 2023-08-05 (Verilog version)

Version17: 2015-08-30 (VHDL version)

**ONFi compliant NAND controller** partially implements ONFi standard of NAND flash communication protocol.

Controller interface	2
Instruction Set	3
Status Register	
Internal Buffers and Index Register	
JEDEC ID Buffer	4
ONFI Parameter Page Buffer	4
Data Page Buffer	5
Address Buffer	5
Example Waveforms – RFAD ID	5

#### **NAND Flash**

"NAND flash memory is a type of non-volatile storage technology that does not require power to retain data. An important goal of NAND flash development has been to reduce the cost per bit and increase maximum chip capacity so that flash memory can compete with magnetic storage devices like hard disks." WhatIs.com

#### ONFI

"The Open NAND Flash Interface (ONFI) is an industry Workgroup made up of more than 100 companies that build, design-in, or enable NAND Flash memory. We're dedicated to simplifying NAND Flash integration into consumer electronic products, computing platforms, and any other application that requires solid state mass storage. We define standardized component-level interface specifications as well as connector and module form factor specifications for NAND Flash." Onfi.org

#### Controller Interface

# **Avalon MM ports**

Port name	Bit width	Direction	Purpose
CLK	1	IN	System clock
RESET	1	IN	Reset input. Active low
READDAT A	32	OUT	Data output port
WRITEDAT A	32	IN	Data/command input port
ADDRESS	2	IN	Address index
PREAD	1	IN	Read strobe
<u>PWRITE</u>	1	IN	Write strobe

# NAND interface ports

Port name	Bit width	Direction	Purpose
NAND_CLE	1	IN	Command latch enable
NAND_ALE	1	IN	Address latch enable
$\overline{NAND}_{WE}$	1	IN	Write enable. Active low
$\overline{NAND_{\wp}}$	1	IN	Write protect. Active low
$\overline{\textit{NAND}_{\textit{CE}}}$	1	IN	Chip enable. Active low
$\overline{NAND}_{\mathfrak{R}}$	1	IN	Read enable
$NAND_R \overline{B}$	1	OUT	Ready/busy. Is low when busy
NAND_DATA	16	INOUT	Data/command bus. Upper 8 bits are ignored for x8 NAND flash chips.

#### Controller interface

Controller's interface to custom logic

Signal	Type/Width	Usage
CLK	IN:1	Clock input.

Enable#	IN:1	Component enable signal. Active LOW.		
Reset#	IN:1	Component reset signal. Active LOW.		
Busy	OUT:1	Indicates whether the controller is busy (1) or idle (0).		
Activate	IN:1	Strobe this input to 1 will instruct the controller to execute command fed to cmd_in port.		
Cmd_in	IN:8	Command input.		
Data_in	IN:8	Data input.		
Data_out	OUT:8	Data output.		

**CLK** – This is a clock input. Be aware of the need to define clock cycle duration in onfi\_package.v, as it is used for delay times calculation.

**Enable#** - Controller is inactive when this input is set to low. Avoid setting it to low when controller's 'Busy' output is high.

Reset# - When set to '0' resets the controller. All internal signals are reset to their defaults.

**Busy** – Indicates whether the controller is in the middle of something. All commands would be ignored when Busy is set to '1'.

**Activate** – Setting this input to '1' instructs the controller to read the command on Cmd\_in and execute it (if it is a valid command, otherwise no action is taken).

Cmd\_in - 8 bit command input register. Make sure the command is fed in prior to strobing 'Activate'.

**Data\_in** – 8 bit data input register. Just as in case of Cmd\_in, make sure the data is fed in prior to strobing 'Activate'.

**Data\_out** – 8 bit data output register. Only read from it when 'Busy' is '0', otherwise the value is undefined.

#### Controller's interface to NAND Flash

This controller implements the standard NAND Flash interface defined in ONFI Specification Rev.4. It supports both x8 and x16 interfaces. Bits 8 to 15 of the NAND data/command bus are ignored when connected to x8 chip. You do not have to tell the controller which chip it is connected to, as it determines this information automatically when reading ONFI Parameter Page. You have to tell the controller to read the parameter page though before issuing page read/write commands.

#### **Instruction Set**

Instruction	Data_in	Data_out	Function
0x01			Controller reset. Resets all internal signals to their defaults. This does not
M_RESET			contact the NAND Flash.
0x04			Performs NAND reset sequence.
M_NAND_RESE			

Т			
0x05			Reads ONFI Parameter Page into the internal buffer.
M_NAND_REA			Reads of the frame certain age into the internal parter.
D_PARAM_PA			
GE			
0x06			Reads JEDEC ID into the internal buffer.
M_NAND_REA			
D_ID			
0x07			Performs NAND Block Erase sequence. The address of the block MUST be set
M_NAND_BLO			prior to issuing this command.
CK_ERASE			
0x08		Status	Performs NAND Read Status operation and puts the result on Data_out.
M_NAND_REA			
D_STATUS			
0x09			Reads a page into the internal buffer. Page's address should be set prior to
			issuing this command. Note – you should specify 5 bytes of the address
M_NAND_REA			
D			regardless of the ADDRESS_CYCLES value in the parameter page, the
			controller will issue appropriate amount of address cycles.
0x0C (12d)			Programs one page with the content of the internal page buffer. The address
M_NAND_PAG			should be set appropriately prior to issuing this command.
E_PROGRAM			
0x0D (13d)		Controller	Returns the content of the controller's 8-bit status register.
MI_GET_STATU		status	
S			
0x0E (14d)	CE#		Sets CE# pin of the chip to LOW toEnable the chip. If there are several CE#
MI_CHIP_ENAB			lines, you can specify which CE# should be set to LOW by selecting the CE line
LE			in the Data_in register.
0x0F (15d)	CE#		Sets CE# pin of the chip to HIGH to Disable the chip. If there are several CE#
MI_CHIP_DISA			lines, you can specify which CE# should be set to LOW by selecting the CE line
BLE			in the Data_in register.
0x10 (16d)	WP#		Sets the WP# pin of the chip to LOW (enables write protection). This pins is
MI_WRITE_PR			set to LOW upon controller's reset.
OTECT			Secto 25 Wapon controller Stesser
0x11 (17d)	WP#		Sets the WP# pin of the chip to HIGH (disables write protection).
· · · · ·	VV F #F		Sets the WF# pin of the chip to find f (disables write protection).
MI_WRITE_EN			
ABLE			Decate internal huffer index to 0. Alabamah the controlled to the state of the stat
0x12 (18d)			Resets internal buffer index to 0. Although, the controller has three internal
MI_RESET_IND			buffers, it uses single index register for all of them.
EX			
0x13 (19d)		JEDEC ID	Returns the byte pointed by index register from the JEDEC ID buffer and
MI_GET_ID_BY		byte	increments the register. Check status register for OUT_OF_BOUNDS error (if
TE			index > 4) if the returned byte is 0. Basically, you should reset the index
			register before reading from JEDEC ID buffer. <sup>1</sup>
0x14 (20d)		Parameter	Returns the byte pointed by index register from the ONFI Parameter Page
MI_GET_PARA		Page byte	internal buffer and increments the register. Check status register for
M_PAGE_BYTE			OUT_OF_BOUNDS error (if index > 255) if the returned byte is 0. Basically,
			you should reset the index register before reading from Parameter Page
		<u> </u>	you should reset the index register before reading from Farameter rage

			buffer. <sup>1</sup>
0x15 (21d)		Data Page	Returns the byte pointed by index register from the Data Page internal buffer
MI_GET_PARA		byte	and increments the register. Check status register for OUT_OF_BOUNDS
M_PAGE_BYTE			error (if index > data_bytes_per_page + oob_bytes_per_page) if the returned
			byte is 0. Basically, you should reset the index register before reading from
			Data Page buffer. <sup>1</sup>
0x16 (22d)	Byte		Writes single byte into the Data Page internal buffer at position pointed by
MI_SET_DATA_			the index register. Make sure you reset the index register prior to starting
PAGE_BYTE			filling the page buffer. <sup>1</sup>
0x17 (23d)		Address byte	Returns the byte pointed by the index register from the Address internal
MI_GET_CURR			buffer. Don't forget to reset the index register before reading address bytes.
ENT_ADDRESS			1
_BYTE			
0x18 (24)	Byte		Writes single byte into the Address internal buffer at position pointed by the
MI_SET_CURRE			index register. <sup>1</sup>
NT_ADDRESS_			
BYTE			
0x19 (25)	Address		Send address byte directly to NAND chip (This is useful when sending
MI_BYPASS_A			vendor specific commands (e.g. accessing OTP area on different chips) or
DDRESS			commands that are not yet supported by this controller.)
0x1A (26)	Cmd		Send command byte directly to NAND chip ( <b>This is useful when sending</b>
MI_BYPASS_C			vendor specific commands (e.g. accessing OTP area on different chips) or
OMMAND			commands that are not yet supported by this controller.)
0x1B (27)	Data		Send data byte directly to NAND chip (for vendor specific commands). Data is
MI_BYPASS_D			written/read to/from the NAND chip without modifying the page_data
ATA_WR			buffer.
0x1C (28)		Data	Read data byte directly from NAND chip (for vendor specific commands). Data
MI_BYPASS_D			is written/read to/from the NAND chip without modifying the page_data
ATA_RD			buffer.
0x1D (29)	Size in		Set the PageSize, this defines the actually to be read page size in bytes
M_SET_PAGESI	Bytes		
ZE			
0x1E (30)		Size in Bytes	Get the PageSize, this should deliver the maximum possible pagesize before
M_GET_PAGES			the parameter page has been read and the actual pagesize after the
IZE			parameter page has been read or after the pagesize has been set with the

<sup>•</sup> Operation increments the index register or resets it to 0 if the register points out of the bounds of the related register/buffer.

# **Status Register**

Bit position	Meaning
0	1-the NAND flash chip is ONFI compliant. '0' after reading the ONFI Parameter Page means that the chip is not ONFI compliant and the controller does not know how to handle it.

1	Indicates whether the chip is x8 ('0') or x16 ('1').
2	Indicates whether the chip is enabled ('1'). Note – the controller does not pay attention to this bit!
3	Indicates whether write protection is enabled (whether WP# is set to LOW).
4	'1' means that the index register pointed beyond buffer bounds during the last operation on internal buffers.
5	Reserved
6	Reserved
7	Reserved

# **Internal Buffers and Index Register**

The ONFI Compliant NAND Controller utilizes three internal buffers and a common index register. NOTE: Do not forget to reset the index register before starting to read from any buffer, so that the first byte read would be the first byte in buffer. When the index register reaches a value outside the buffer being accessed it is reset to 0, also 0 is returned as operation's result as well as bit 4 of the status register gets set to '1'.

#### **JEDEC ID Buffer**

The JEDEC ID Buffer is a 5 bytes buffer that contains chip's ID. It is only provided for convenience as a way to speed up READ ID procedures. You only have to read the ID from flash once and then access this buffer if needed, which may be up to 12 times faster (depends on your clock settings).

# **ONFI Parameter Page Buffer**

256 bytes buffer that holds the ONFI Parameter Page (once it has been read).


# **Data Page Buffer**

This is the largest buffer – 8628 bytes, enough to have the largest page fit in.

#### **Address Buffer**

This buffer is 5 bytes long and contains the address of the page currently in use.

# Example Waveforms - READ\_ID



- Instruction 0x03 READ\_ID instructs the controller to read JEDEC ID into internal buffer.
- Instruction 0x0e READ\_ID\_BYTE is executed 5 times to get all bytes of the ID stored in the internal buffer.
- Instruction 0x08 GET\_STATUS reads the content of the controller's status register, which in this case is 0x0c, meaning the chip is enabled and write protection is on. As you see, bit 0 is not set in this particular case as we have not read ONFI Parameter Page during this simulation.