

## Interference-Aware Edge Runtime Prediction

with Conformal Matrix Completion

**Tianshu Huang**, Arjun Ramesh, Emily Ruppel, Nuno Pereira, Anthony Rowe, Carlee Joe-Wong










- Roadmap new hardware devices
- App store deployment
- Edge orchestration







Predict for new deployments










Interference can be crippling!

- **Resource contention:** memory, disk, SMT / functional units, ...
- Alignment: the order that tasks are scheduled can affect interference

Interference is hard to quantify and characterize.




#### **Matrix Completion**

#### Runtime Prediction is **Matrix Completion**

- Rows × Columns: Workloads × Platforms
- Observe runtime of a subset of (workload, platforms) pairs, predict unobserved entries

Not a new insight: Paragon (SIGPLAN '13), Quasar (SIGPLAN '14)


#### Workloads



**Platforms** 


# Isn't this a solved problem?

... and why hasn't matrix completion solved it?



## Why isn't Matrix Completion more popular?


- The cloud isn't so heterogeneous;
- You can just do exhaustive benchmarking...
- ... so performance prediction is not so critical.



## Why isn't Matrix Completion more popular?

- The cloud isn't so heterogeneous;
- You can just do exhaustive benchmarking...
- ... so performance prediction is not so critical.





# The (Cyber-Physical) Edge

- **Highly heterogeneous**: ARM, x86, RISC-V, Accelerators, ...
- **Resource constrained**: interference effects can be significant
- **Real time**: deadlines, not efficiency


#### **Dataset**: N=53,637 + 357,333

- 24 unique devices: x86 Intel & AMD, ARM A & M class, and RISC-V
- 8 Wasm runtimes: interpreted, JIT, & AOT
- **176 benchmarks** from <1ms to 30s long



## Aside: Why Webassembly?

- Capture runtime diversity: like having different operating systems, without having to actually install different operating systems
- Cross-platform: fix compilation issues
  M+N instead of M×N times
- Easy to instrument: capture programspecific but cross-platform "side information" by looking at how much the program uses various instructions



## Runtime Prediction at the Cyber-Physical Edge

#### Static Analysis with per-platform model

- Very tricky (halting problem)
- Hard to predict performance other than worst-case


#### Dynamic Analysis, with device transfer model

- Invasive instrumentation required
- Different model for each pair of platforms

#### Dynamic Analysis, with simulator-device transfer model

Need to build a simulator for each platform

#### Method: Matrix Factorization (with Side Information)





3. Log-Residual Objective

4. Interference Term

#### It works


#### **Pitot** vs Baselines:





# Isn't this a solved problem?

... and why hasn't our method we solved it?



#### What's needed for this to work?

- Can't just "download a model": need to benchmark!
- Data availability & data sharing is limited
- True cross-platform portability is not quite here yet

# Interference-Aware Edge Runtime Prediction with Conformal Matrix Completion

