EECS151/251A Introduction to Digital Design and ICs

Lecture 5:Combinational Logic

Sophia Shao




NVIDIA to Acquire Arm for \$40 Billion (Fa20)

NVIDIA and SoftBank Group Announce Termination of NVIDIA's Acquisition of Arm (Fa22)

https://nvidianews.nvidia.com/news/nvidia-to-acquire-arm-for-40-billion-creating-worlds-premier-computing-company-for-the-age-of-ai

https://nvidianews.nvidia.com/news/nvidia-and-softbank-group-announce-termination-of-nvidias-acquisition-of-arm-limited





Simplified Verilog Guidelines

- Combinational logic:
 - Continuous Assignment:


```
assign a = b & c;
```

Always block with @(*)

```
always @(*) begin

a = b & c; // blocking statement

end
```



statement


The Sequential always Block


Combinational

```
module comb(input a, b, sel,
    output reg out);

always @(*) begin
    if (sel) out = b;
    else out = a;
end
endmodule
```

Sequential





Always Blocks

Always blocks give us some constructs that are impossible or awkward in continuous assignments.

https://www.edaplayground.com/

state <= IDLE;</pre>

endcase

case statement example:

EECS151 L05 COMBINATIONAL LOGIC

```
module mux4 (in0, in1, in2, in3, select, out);
                                                                         // State transitions
     input in0,in1,in2,in3;
                                                                         always @(posedge clk) begin
                                                                          case (state)
     input [1:0] select;
                                                                            IDLE:
     output
                      out;
                                                                              if (a) begin
                                                                                state <= STATE_1;</pre>
                      out;
     req
                                                                              end else begin
                                                                                state <= IDLE;</pre>
                                                                              end
    always @ (in0 in1 in2 in3 select)
                                                                            STATE_1:
    case (select)
                                                                              if (a) begin
                                                                                state <= FINAL;</pre>
         '2'b00: out=in0;
                                                                              end else begin
        2'b01: out=in1;
                                        The statement(s) corresponding teat
keyword
                                                                                state <= IDLE;</pre>
                                                                              end
         2'b10: out=in2;
                                          whichever constant matches
                                                                            FINAL:
         2'b11: out=in3;-
                                              "select" get applied.
                                                                              if (a) begin
                                                                                state <= FINAL;</pre>
    endcase
                                                                              end else begin
 endmodule // mux4
                                                                                state <= IDLE;</pre>
                                                                              end
                                                                            default:
```

Shao Fall 2022 © UCB

Blocking vs. Nonblocking Assignments

- Verilog supports two types of assignments within always blocks, with subtly different behaviors.
 - □ Blocking assignment (=): evaluation and assignment are immediate

□ Nonblocking assignment (<=): all assignments deferred to end of simulation time step after <u>all</u> right-hand sides have been evaluated (even those in other active <u>always</u> blocks)

Assignment Styles for Sequential Logic

```
module blocking(
  input in, clk,
  output reg out
);
  reg q1, q2;
  always @(posedge clk) begin
    q1 = in;
    q2 = q1;
    out = q2;
  end
endmodule
```

```
module nonblocking(
  input in, clk,
  output reg out
);
  reg q1, q2;
  always @ (posedge clk) begin
    q1 <= in;
    q2 <= q1;
    out <= q2;
  end
endmodule</pre>
```

Use Nonblocking for Sequential Logic

```
always @(posedge clk) begin
  q1 = in;
  q2 = q1;  // uses new q1
  out = q2;  // uses new q2
end
```


("old" means value before clock edge, "new" means the value after most recent assignment)

"At each rising clock edge, q1 = in.


After that, q2 = q1.

After that, out = q2.

Therefore out = in."



"At each rising clock edge, q1, q2, and out simultaneously receive the old values of in, q1, and q2."



- ☐ Blocking assignments do not reflect the intrinsic behavior of multi-stage sequential logic
- Guideline: use nonblocking assignments for sequential always blocks

Simplified Verilog Guidelines

- Combinational logic:
 - Continuous Assignment:

```
assign a = b & c;
```

Always block with @(*)

```
always @(*) begin

a = b & c; // blocking statement


end
```

- Sequential logic:
 - Always block with @(posedge clk)

```
always @(posedge clk) begin
```

a <= b & c; // nonblocking statement

end



Verilog in EECS 151/251A

- We use behavioral modeling at the bottom of the hierarchy
- Use instantiation to:
 - 1) build hierarchy and,
 - 2) map to FPGA and ASIC resources not supported by synthesis.
- Use named ports.
- Verilog is a big language. This is only an introduction.
 - Harris & Harris book chapter 4 is a good source.
 - We will be introducing more useful constructs throughout the semester. Stay tuned!

Final Thoughts on Verilog Examples


A large part of digital design is knowing how to write Verilog that gets you the desired circuit.

First understand the circuit you want then figure out how to code it in Verilog.

If you try to write Verilog without a clear idea of the desired circuit, you will struggle.

Administrivia

- Hope you enjoy Lab 2!
 - Don't fall behind.
- Discussion 1 recording is posted.
- HW1 is due this Friday.
 - HW2 will be released this week.
- Help your TA to better support you!
 - Try to debug first: load the waveform.
 - Articulate the problem.
 - Talk to your fellow students.
- Apple-Berkeley event in Woz today.
 - Food and Boba!




Combinational Logic


- Introduction
- Boolean Algebra
 - DeMorgan's Law
 - Sum of Products
 - Product of Sums

Combinational Logic

- The outputs depend *only* on the current values of the inputs.
 - Memoryless: compute the output values using the current inputs.
- If we change X, Y will change immediately (well almost!)
 - There is an implementation dependent delay from X to Y.



Combinational Logic Example




Boolean Equations:

$$y = a\bar{b} + \bar{a}b$$
$$= aXORb$$


Truth Table Description:

a	b	out
0	0	0
0	1	1
1	0	1
1	1	0

Gate Representations:



Relationship Among Representations



Boolean Algebra Background


- Why are they called "Logic Circuits"?
 - Logic: The study of the principles of reasoning.
 - The 19th Century Mathematician, George Boole, developed a math. system (algebra) involving logic, Boolean Algebra.
 - His variables took on TRUE, FALSE.
 - Later Claude Shannon (father of information theory) showed (in his Master's thesis!) how to map Boolean Algebra to digital circuits in 1937.
 - Shannon's work became the foundation of digital circuit design.






Boolean Algebra Fundamentals


- Two elements {0, 1}
- Two binary operators: AND (⋅), OR (+)
- One unary operator: NOT (, ´)



X	Y	Z
0	0	0
0	1	0
1	0	0
1	1	1



X	Y	Z
0	0	0
0	1	1
1	0	1
1	1	1



X	Z
0	1
1	0

Boolean Operations of 2 variables

• Given two variables (x, y), 16 logic functions

X	Y	F_0	F_1	F_2	F_3	F_4	F_5	F_6	F_7	F ₈	F_9	F_A	F_B	$F_{\mathcal{C}}$	F_D	F_E	F_F
0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
0	1	0	0	0	0	1	1	1	1	0	0	0	0	1	1	1	1
1	0	0	0	1	1	0	0	1	1	0	0	1	1	0	0	1	1
1	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1

$$F_{0} = 0 \quad F_{1} = X \bullet Y \quad F_{3} = X \quad F_{5} = Y \quad F_{7} = X + Y$$


$$F_{A} = \overline{Y} \quad F_{F} = 1 \qquad F_{C} = \overline{X} \quad F_{8} = \overline{X + Y} \quad F_{E} = \overline{X \bullet Y}$$

$$F_{6} = X \oplus Y \quad F_{9} = \overline{X \oplus Y} \qquad NOR \qquad NAND$$


$$XOR \qquad XNOR$$

Decomposition in Digital Design

• For n inputs, need 2ⁿ rows in truth table.



R = A + B, c is carry out • Truth Table Representation:



256

rows!

Decomposition in Digital Design

Motivate the adder circuit design by hand addition:

Add a0 and b0 as follows:

$$r = ab' + a'b = a XOR b$$

 $c = a AND b = ab$

Add a1 and b1 as follows:

ci	а	b	r	CC
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

$$r = a xor b xor ci$$

 $co = ab + (a + b)ci$


Decomposition in Digital Design

• In general:


$$r_i = a_i \oplus b_i \oplus c_{in}$$


$$c_{out} = a_i c_{in} + a_i b_i + b_i c_{in} = c_{in} (a_i + b_i) + a_i b_i$$


Now, the 4-bit adder:




"ripple carry" adder









Combinational Logic

- Introduction
- Boolean Algebra
 - DeMorgan's Law
 - Sum of Products
 - Product of Sums

Laws of Boolean Algebra

- Identities:
 - X+0=X, X•1=X
 - X+1=1, X•0=0
- Idempotence:
 - X+X=X, X•X=X
- Complements:
 - X+X´=1, X•X´=0
- Commutative
 - X+Y=Y+X, X•Y=Y•X

- Associative:
 - (X + Y) + Z = X + (Y + Z) = X + Y + Z
 - $(X \cdot Y) \cdot Z = X \cdot (Y \cdot Z) = X \cdot Y \cdot Z$
- Distributive:
 - $X \cdot (Y+Z) = (X \cdot Y) + (X \cdot Z)$
 - $X + (Y \cdot Z) = (X+Y) \cdot (X+Z)$
- Absorptive:
 - $X + (X \cdot Y) = (X) \cdot (1+Y)=X$
 - $X \cdot (X+Y) = (X+0) \cdot (X+Y) = X + (0 \cdot Y) = X$
- Duality
 - AND -> OR and vice versa
 - 0 -> 1 and vice versa
 - Leave literals unchanged

$${F(x_1, x_2, ..., x_n, 0, 1, +, \bullet)}^D = {F(x_1, x_2, ..., x_n, 1, 0, \bullet, +)}$$

DeMorgan's Law

- Is equal to the complement of the sum of all the terms
- The sum of the complement of each term.
 - Is equal to the complement of the product of all the terms
- Powerful tool in digital design
 - A NAND gate is equivalent to an OR gate with inverted inputs.
 - A NOR gate is equivalent to an AND gate with inverted inputs.
- Bubble Pushing
 - Pushing a bubble from input through the gate
 - Bubble comes out in the output
 - The gate flips from AND to OR or vice versa.

DeMorgan's Law

x'	y'	x' y'
1	1	1
1	0	0
0	1	0
0	0	0

X	у	(x + y)'
0	0	1
0	1	0
1	0	0
1	1	0


x'	y'	x' + y'
1	1	1
1	0	1
0	1	1
0	0	0

X	у	(x y)'
0	0	1
0	1	1
1	0	1
1	1	0

DeMorgan's Law


Mapping from AND/OR -> NAND/NOR

$$x' y' = (x + y)'$$



$$x' + y' = (x y)'$$

Relationship Among Representations



Canonical Forms

- From truth table -> Boolean Expression
- Two types:
 - Sum of Products (SOP)
 - Product of Sums (POS)
- Sum of Products
 - a.k.a Disjunctive normal form, minterm expansion
 - Minterm: a product (AND) involving all inputs for the term to be 1
 - SOP: Summing minterms for which the output is True

Minterms	a	b	С	f	f′
a'b'c'	0	0	0	0	1
a'b'c	0	0	1	0	1
a'bc'	0	1	0	0	1
a'bc	0	1	1	1	0
ab'c'	1	0	0	1	0
ab'c	1	0	1	1	0
abc'	1	1	0	1	0
abc	1	1	1	1	0

One product (and) term for each 1 in f:

$$f = a'bc + ab'c' + ab'c + abc' + abc$$

 $f' = a'b'c' + a'b'c + a'bc'$

Quiz

• Derive the sum of products form of \overline{Y} based on the truth table.

a)
$$\overline{Y} = (A + B)(A + \overline{B})$$

b)
$$\overline{Y} = A\overline{B} + AB$$

c)
$$\bar{Y} = \bar{A}\bar{B} + \bar{A}B$$

A	В	Y	Ÿ
0	0	0	1
0	1	0	1
1	0	1	0
1	1	1	0

Simplifying Sum of Products

- Canonical Forms are usually not minimal:
- Example:

$$f = a'bc + ab'c' + ab'c + abc' + abc (xy' + xy = x)$$

$$x + x'y = x + y$$

Recall distributive theorem
 X+YZ = (X+Y)(X+Z)

Simplifying Sum of Products

- Canonical Forms are usually not minimal:
- Example:

= a' (b' + bc')

= a' (b' + c')

Canonical Forms

- From truth table -> Boolean Expression
- Two types:
 - Sum of Products (SOP)
 - Product of Sums (POS)
- Product of Sums:
 - a.k.a. conjunctive normal form, maxterm expansion
 - Maxterm: a sum (OR) involving all inputs for the term to be 0.
 - POS: Product (AND) maxterms for which the One sum (or) term for each 0 in f: output is FALSE
 - Can obtain POSs from applying DeMorgan's law to the SOPs of F (and vice versa)

Maxterms	a	b	С	f	f′
a+b+c	0	0	0	0	1
a+b+c′	0	0	1	0	1
a+b′+c	0	1	0	0	1
a+b'+c'	0	1	1	1	0
a'+b+c	1	0	0	1	0
a'+b+c'	1	0	1	1	0
a'+b'+c	1	1	0	1	0
a'+b'+c'	1	1	1	1	0

Summary

- Combinational circuits:
 - The outputs only depend on the current values of the inputs (memoryless).
 - The functional specification of a combinational circuit can be expressed as:
 - A truth table
 - A Boolean equation
- Boolean algebra
 - Deal with variables that are either True or False.
 - Map naturally to hardware logic gates.
 - Use theorems of Boolean algebra and Karnaugh maps to simplify equations.
- Common job interview questions ©