# Introduction to Digital Design and ICs Sophia Shao Lecture 8: RISC-V Datapath I



NASA Selects SiFive and Makes RISC-V the Go-to Ecosystem for Future Space Missions

San Mateo, Calif., September 6, 2022 - SiFive, Inc., the founder and leader of RISC-V computing, today announced it has been selected by NASA to provide the core CPU for NASA's next generation High-Performance Spaceflight Computing (HPSC) processor. HPSC is expected to be used in virtually every future space mission, from planetary exploration to lunar and Mars surface missions. HPSC will utilize an 8-core, SiFive® Intelligence™ X280 RISC-V vector core, as well as four additional SiFive RISC-V cores, to deliver 100x the computational capability of today's space computers. This massive increase in computing performance will help usher in new possibilities for a variety of mission elements such as autonomous rovers, vision processing, space flight, guidance systems, communications, and other applications.



https://www.nasa.gov/directorates/ spacetech/game\_changing\_develo pment/projects/HPSC


https://www.sifive.com/press/nasa-selects-sifive-and-makes-risc-v-the-go-to-ecosystem



# Summary


- State machines:
  - Specify circuit function
  - Draw state transition diagram
  - Write down symbolic state-transition table
  - Assign encodings (bit patterns) to symbolic states
  - Code as Verilog behavioral description
- RISC-V processor
  - A large state machine
  - Datapath Elements


#### Basic Phases of Instruction Execution



# Datapath Elements: State and Sequencing (4/4)

- "Magic" memory
  - One input bus: Data In
  - One output bus: Data Out
- Memory word is found by:
  - For Read: Address selects the word to put on Data Out
  - For Write: Set Write Enable = 1: address selects the memory word to be written via the Data In bus
- Clock input (CLK)
  - CLK input is a factor ONLY during write operation
  - During read operation, behaves as a combinational logic block: Address valid ⇒ Data Out valid after "access time"
- Real memory later in the class






#### RISC-V Datapath & Control

- R-type
- I-type
- S-type
- B-type
- J-type
- U-type
- Control Logic

# R-Format Instruction Layout




- 32-bit instruction word divided into six fields of varying numbers of bits each: 7+5+5+3+5+7 = 32
- Examples
  - opcode is a 7-bit field that lives in bits 6-0 of the instruction
  - rs2 is a 5-bit field that lives in bits 24-20 of the instruction

# R-Format Instructions opcode/funct fields



- opcode: partially specifies what instruction it is
  - Note: This field is equal to 0110011<sub>two</sub> for all R-Format register-register arithmetic instructions
- funct7+funct3: combined with opcode, these two fields describe what operation to perform

# R-Format Instructions register specifiers



- <u>rs1</u> (Source Register #1): specifies register containing first operand
- rs2 : specifies second register operand
- <u>rd</u> (Destination Register): specifies register which will receive result of computation
- Each register field holds a 5-bit unsigned integer (0-31) corresponding to a register number (x0-x31)

# R-Format Example

• RISC-V Assembly Instruction:

add x18,x19,x10

31 25	5 24 20	19 15	14 12	11	76 0
funct7	rs2	rs1	funct3	rd	opcode
7	5	5	3	5	7

0000000	01010	10011	000	10010	0110011
---------	-------	-------	-----	-------	---------

add rs2=10 rs1=19

add

rd=18

Reg-Reg OP

# Implementing the add instruction

31	25 24	20	19 15	14 12	11	76 (	<u>)</u>
funct7		rs2	rs1	funct3	rd	opcode	
7		5	5	3	5	7	_

000000	rs2	rs1	000	rd	0110011

add rs2

rs1

add


rd


Reg-Reg OP

add rd, rs1, rs2

- Instruction makes two changes to machine's state:
  - Reg[rd] = Reg[rs1] + Reg[rs2]
  - PC = PC + 4

## Datapath for add






# Implementing the sub instruction

2	31	25 24	20	19 15	14 12	11	76 0	<u>)                                    </u>
	00000		rs2	rs1	000	rd	0110011	ado
	010000		rs2	rs1	000	rd	0110011	sub

- Almost the same as add, except now have to subtract operands instead of adding them
- inst[30] selects between add and subtract

## Datapath for add/sub



# Implementing other R-Format instructions

000000	rs2	rs1	000	rd	0110011
0100000	rs2	rs1	000	rd	0110011
000000	rs2	rs1	001	rd	0110011
000000	rs2	rs1	010	rd	0110011
000000	rs2	rs1	011	rd	0110011
000000	rs2	rs1	100	rd	0110011
000000	rs2	rs1	101	rd	0110011
0100000	rs2	rs1	101	rd	0110011
000000	rs2	rs1	110	rd	0110011
000000	rs2	rs1	111	rd	0110011

add

sub

sll

slt

xor

srl


sra

or

and

sltu


All implemented by decoding funct3 and funct7 fields and selecting appropriate
 ALU function



#### • RISC-V Datapath & Control

- R-type
- I-type
- S-type
- B-type
- J-type
- U-type
- Control Logic

# **I-Format Instruction Layout**



- Only one field is different from R-format, rs2 and funct7 replaced by 12-bit signed immediate, imm[11:0]
- Remaining fields (rs1, funct3, rd, opcode) same as before
- imm[11:0] can hold values in range [-2048<sub>ten</sub>, +2047<sub>ten</sub>]
- Immediate is always sign-extended to 32-bits before use in an arithmetic operation
- Other instructions handle immediate > 12 bits

#### All RV32 I-format Arithmetic Instructions

			_	_		_
imm[1	1:0]	rs1	000	rd	0010011	
imm[1	imm[11:0] imm[11:0]		010	rd	0010011	
imm[1			011	rd	0010011	
imm[1	1:0]	rs1	100	rd	0010011	
imm[1	imm[11:0] imm[11:0]		110	rd	0010011	
imm[1			111	rd	0010011	
0000000	shamt	rs1	001	rd	0010011	
900000	shamt	rs1	101	rd	0010011	
01,00000	shamt	rs1	101	rd	0010011	

The same Inst[30] immediate bit is used to distinguish "shift right logical" (SRLI) from "shift right arithmetic" (SRAI)

"Shift-by-immediate" instructions only use lower 5 bits of the immediate value for shift amount (can only shift by 0-31 bit positions)

addi slti sltiu xori ori andi slli srli

srai


# Implementing I-Format - addi instruction

addi x15,x1,-50


31		20	<u>19                                    </u>	14 12	2 11	76 0	
	imm[11:0]		rs1	funct3	rd	opcode	
	12		5	3	5	7	

L	111111001110	00001	000	01111	0010011
P	imm=-50	rs1=1	add	rd=15	OP-Imm


# Datapath for add/sub




# Adding addi to Datapath



# Adding addi to Datapath




## **I-Format immediates**




- inst[31:20] imm[31:0] • High 12 bits of instruction (inst[31:20]) copied to low 12 bits of lmm. immediate (imm[11:0]) Gen
  - Immediate is sign-extended by copying value of inst[31] to fill the upper 20 bits of the immediate value (imm[31:12])

ImmSel=I

# R+I Datapath



## Load Instructions are also I-Type



- Reg[rd] = Mem[Reg[rs1] + offset]
  - The 12-bit signed immediate is added to the base address in register rs1 to form the memory address
    - This is very similar to the add-immediate operation but used to create address not to create final result
  - The value loaded from memory is stored in register rd

# Add lw to Datapath


RISC-V Assembly Instruction (I-type):

lw x14, 8(x2)

31	<u>20</u>	19 15	14 12	11	76 0
	imm[11:0]	rs1	funct3	rd	opcode
	12	5	3	5	7
	offset[11:0]	base	width	dest	LOAD

	31	20 19	15 14	12	11	76	0
	00000001000	0001	.0	010	01110	0000011	
`	imm= +8	rs	1=2	LW	rd=14	LOAD	

# Adding 1w to Datapath



#### All RV32 Load Instructions

imm[11:0]	rs1	000	rd	0000011
imm[11:0]	rs1	001	rd	0000011
imm[11:0]	rs1	010	rd	0000011
imm[11:0]	rs1	100	rd	0000011
imm[11:0]	rs1	101	rd	0000011


lb lw lbu lhu

funct3 field encodes size and 'signedness' of load data

- Ibu: load unsigned byte; Ih: load halfword (halfword == 16bits == 2bytes)
- Supporting the narrower loads requires additional logic to
  - extract the correct byte/halfword from the value loaded from memory, and
  - sign- or zero-extend the result to 32 bits before writing back to register file.
  - It is just a mux for load extend, similar to sign extension for immediates

## Administrivia


- Lab 3 deadline extended by 1 week.
- Lab 4 starts this week.
  - 2-week lab moving forward.
- A safe and respectful learning environment
  - For everyone!
  - If you don't feel that way, let me know.



#### RISC-V Datapath & Control

- R-type
- I-type
- S-type
- B-type
- J-type
- U-type
- Control Logic

## S-Format Used for Stores




- Mem [Reg[rs1] + offset] = Reg[rs2]
  - Store needs to read two registers, rs1 for base memory address, and rs2 for data to be stored, as well immediate offset!
  - Note that stores don't write a value to the register file, no rd!
- Immediate in two parts:
  - Can't have both rs2 and immediate in same place as other instructions!
  - RISC-V design decision is move low 5 bits of immediate to where rd field was in other instructions keep rs1/rs2 fields in same place
    - register names more critical than immediate bits in hardware design

# Adding sw Instruction


• sw: Reads two registers, rs1 for base memory address, and rs2 for data to be stored, together with immediate offset.

sw x14, 8(x2)31 20 19 15 14 12 11 25 24 Imm[11:5] imm[4:0] opcode rs2 rs1 funct3 5 5 3 offset[11:5] offset[4:0] STORE base width src 000000 00010 0100011 01110 010 01000 offset[11:5] rs2=14 rs1=2 offset[4:0] SW STORE combined 12-bit offset = 8 000000 01000


# Datapath with 1w



# Adding sw to Datapath



# Adding sw to Datapath



## All RV32 Store Instructions


Imm[11:5]	rs2	rs1	000	imm[4:0]	0100011
Imm[11:5]	rs2	rs1	001	imm[4:0]	0100011
Imm[11:5]	rs2	rs1	010	imm[4:0]	0100011

width


- Store byte, halfword, word
  - The rest of bits are untouched.

sb

### **I+S Immediate Generation**



- Just need a 5-bit mux to select between two positions where low five bits of immediate can reside in instruction
- Other bits in immediate are wired to fixed positions in instruction



#### RISC-V Datapath & Control

- R-type
- I-type
- S-type
- B-type
- J-type
- U-type
- Control Logic

### B-Format - RISC-V Conditional Branches


- E.g., BEQ x1, x2, Label
- Branches read two registers but don't write a register (similar to stores)
- How to encode label, i.e., where to branch to?


# Implementing Branches

- B-format is similar to S-format, with two register sources (rs1/rs2) and a 12-bit immediate
- The 12 immediate bits encode 13-bit signed byte offsets (lowest bit of offset is always zero, so no need to store it)
- But now immediate represents values -2<sup>12</sup> to + 2<sup>12</sup> in 2-byte increments

# Branch Example, complete encoding

beq x19,x10, offset = 16 bytes





imm[10:5]rs2=10 rs1=19 BEQ imm[4:1] BRANCH

imm[12]

# RISC-V Immediate Encoding

#### **Instruction encodings, inst[31:0]**

\	31 30	25	24	20	19	15 14	1.	2 11 8	7 6	0	_ /
	funct7		rs2	)	rs1		funct3	rd	op	code	R-type
5	imm[11:0]			rs1		funct3	rd	op	code	l-type	
	imm[11:5	]	rs2	2	rs1	L	funct3	imm[4:0	] op	code	S-type
	imm[12 10	:5]	rs2	2	rs1	L	funct3	imm[4:1 1	l1] op	code	B-type

#### 32-bit immediates produced, imm[31:0]

	-inst[3	31]-		inst[3	0:25]	inst	[24:21]	inst[20]	l-imm.
31	25 24	12	11	10	5	4	<b>-</b> 1	<b>-</b> 0	

-inst[31]- inst[30:25] inst[11:8] inst[7] S-imm.

-inst[31]- inst[7] inst[30:25] inst[11:8] 0 B-imm.

Upper bits sign-extended from inst[31]

Only bit 7 of instruction changes role in immediate between S and B

#### To Add Branches


• Different change to the state:

```
• PC = PC + 4, branch not taken
PC + immediate, branch taken
```

- Six branch instructions: BEQ, BNE, BLT, BGE, BLTU, BGEU
- Need to compute PC + immediate and to compare values of rs1 and rs2
  - Need another add/sub unit


#### Datapath So Far Add DataD Reg[rs1] Inst[11:7] wb AddrD PC addr Inst[19:15] DataR рс inst **DataA** alu AddrA pc+4 mem addr Inst[24:20] ALU AddrB DataB **DataW IMEM DMEM** Reg[] Inst clk Reg[rs2] clk [31:7] Imm. Gen Imm[31:0] **Bsel ALUSel MemRW WBSel** Inst[31:0] ImmSel RegWEn **Control logic**

# Adding Branches



#### **Adding Branches** +4 ' Add DataD Reg[rs1] Inst[11:7] wb AddrD addr Inst[19:15] DataR рс alu inst DataA pc+4 AddrA Branch mem addr Inst[24:20] Comp AddrB ALU DataB -**DataW IMEM DMEM** Reg[] Inst clk Reg[rs2] clk [31:7] Imm. Gen Imm[31:0] **Bsel MemRW WBSel ALUSel** PCSel= ImmSel RegWEn Inst[31:0] **BrUn BrLT** Asel=Add =\* =Read taken/not taken =B =0 **BrEq** =1 (\*=Don't care) **Control logic**

# **Branch Comparator**



- •BrEq = 1, if A=B
- •BrLT = 1, if A < B
- •BrUn =1 selects unsigned comparison for BrLTU, 0=signed

•BGE branch: A >= B, if  $\overline{A < B}$ 

# All RISC-V Branch Instructions

imm[12 10:5]	rs2	rs1	000	imm[4:1 11] 1100	0011
imm[12 10:5]	rs2	rs1	001	imm[4:1 11] 1100	0011
imm[12 10:5]	rs2	rs1	100	imm[4:1 11] 1100	0011
imm[12 10:5]	rs2	rs1	101	imm[4:1 11] 1100	0011
imm[12 10:5]	rs2	rs1	110	imm[4:1 11] 1100	0011
imm[12 10:5]	rs2	rs1	111	imm[4:1 11] 1100	0011

BEQ BNE BLT BGE BLTU BGEU

# Summary

- We have covered the implementation of the base ISA for RV32I!!!
  - Get yourself familiar with the ISA Spec.
- Instruction type:
  - R-type
  - I-type
  - S-type
  - B-type
  - J-type
  - U-type
- Implementation suggested is straightforward, yet there are modalities in how to implement it well at gate level.
- Single-cycle datapath is slow need to pipeline it