EECS151/251A Introduction to Digital Design and ICs

Lecture 9:RISC-V Datapath and Control II




NVIDIA Grace Hopper Superchip

NVIDIA Grace CPU is the first NVIDIA data center CPU, and it is built from the ground up to create HPC and Al superchips. The NVIDIA Grace CPU uses Arm Neoverse V2 CPU cores to deliver leading per-thread performance, while providing higher energy efficiency than traditional CPUs.


NVIDIA Hopper is the ninth-generation NVIDIA data center GPU and is designed to deliver order-of-magnitude improvements for large-scale AI and HPC applications compared to previous NVIDIA Ampere GPU generations.

NVIDIA Grace Hopper fuses an NVIDIA Grace CPU and an NVIDIA Hopper GPU into a single superchip via NVIDIA NVLink 62C, a 900 GB/s total bandwidth chip-to-chip interconnect.





https://nvdam.widen.net/s/qjzrmfdn2j/nvidia-grace-hopper-superchiparchitecture-whitepaper-v1.0



RISC-V Datapath & Control

- R-type
- I-type
- S-type
- B-type
- J-type
- U-type
- Control Logic

B-Format - RISC-V Conditional Branches


- E.g., BEQ x1, x2, Label
- Branches read two registers but don't write a register (similar to stores)
- How to encode label, i.e., where to branch to?

Implementing Branches

- B-format is similar to S-format, with two register sources (rs1/rs2) and a 12-bit immediate
- The 12 immediate bits encode 13-bit signed byte offsets (lowest bit of offset is always zero, so no need to store it)
- But now immediate represents values -2¹² to + 2¹² in 2-byte increments

Branch Example, complete encoding

beq x19,x10, offset = 16 bytes



imm[10:5] rs2=10 rs1=19 BEQ

BEQ imm[4:1]

BRANCH

RISC-V Immediate Encoding

Instruction encodings, inst[31:0]

\	31 30	25	24	20	19	15 14	1.	2 11 8	7 6	0	_ /
	funct7		rs2		rs1		funct3	rd	or	ocode	R-type
5	imn	n [1:	1:0]		rs1		funct3	rd	or	ocode	l-type
	imm[11:5]	rs2		rs1	L	funct3	imm[4:0] or	pcode	S-type
	imm[12 10	:5]	rs2		rs1	L	funct3	imm[4:1	11] or	pcode	B-type

32-bit immediates produced, imm[31:0]

31	25 24	12	11	10	5	4	1	0	
	-inst[3	1]-		inst[30	25]i	inst[2	4:21]	inst[20]	I-imm.

-inst[31]- inst[7] inst[30:25] inst[11:8] 0 B-imm.

Upper bits sign-extended from inst[31]

Only bit 7 of instruction changes role in immediate between S and B

To Add Branches


• Different change to the state:

```
• PC = PC + 4, branch not taken
PC + immediate, branch taken
```

- Six branch instructions: BEQ, BNE, BLT, BGE, BLTU, BGEU
- Need to compute PC + immediate and to compare values of rs1 and rs2
 - Need another add/sub unit


Datapath So Far Add DataD Reg[rs1] Inst[11:7] wb AddrD PC addr Inst[19:15] DataR рс inst **DataA** alu AddrA pc+4 mem addr Inst[24:20] ALU AddrB DataB **DataW IMEM** Reg [] **DMEM** Inst clk Reg[rs2] clk [31:7] Imm. Gen Imm[31:0] **Bsel ALUSel MemRW WBSel** ImmSel RegWEn Inst[31:0] **Control logic**

Adding Branches



Adding Branches +4 ' Add DataD Reg[rs1] Inst[11:7] wb AddrD addr Inst[19:15] DataR рс alu inst DataA pc+4 AddrA Branch mem addr Inst[24:20] Comp AddrB ALU DataB -**DataW IMEM DMEM** Reg[] Inst clk Reg[rs2] clk [31:7] Imm. Gen Imm[31:0] **Bsel MemRW WBSel ALUSel** PCSel= ImmSel RegWEn Inst[31:0] **BrUn BrLT** Asel=Add =* =Read taken/not taken =B =0 **BrEq** =1 (*=Don't care) **Control logic**

Branch Comparator




- •BrEq = 1, if A=B
- •BrLT = 1, if A < B
- •BrUn =1 selects unsigned comparison for BrLTU, 0=signed

•BGE branch: A >= B, if $\overline{A} < \overline{B}$

All RISC-V Branch Instructions

imm[12 10:5]	rs2	rs1	000	imm[4:1 11]	1100011
imm[12 10:5]	rs2	rs1	001	imm[4:1 11]	1100011
imm[12 10:5]	rs2	rs1	100	imm[4:1 11]	1100011
imm[12 10:5]	rs2	rs1	101	imm[4:1 11]	1100011
imm[12 10:5]	rs2	rs1	110	imm[4:1 11]	1100011
imm[12 10:5]	rs2	rs1	111	imm[4:1 11]	1100011

BEQ BNE BLT BGE BLTU BGEU



RISC-V Datapath & Control


- R-type
- I-type
- S-type
- B-type
- J-type
- U-type
- Control Logic

JALR Instruction (I-Format)


_	31	20 19	15 14	12	11 7	6 0
	imm[11:	0] :	rs1	func3	rd	opcode
O	12		5	3	5	7
	offset[11	L:01 b	ase	0	dest	JALR

- JALR rd, rs, immediate
 - R[rd] = PC + 4; PC = Reg[rs1] + imm;
 - Writes PC+4 to rd (return address)
 - Sets PC = rs1 + immediate
 - Uses same immediates as arithmetic and loads
 - *no* multiplication by 2 bytes
 - In contrast to branches and JAL

Datapath So Far, with Branches




Adding JALR



Adding JALR +4 * Add pc+4 **DataD** Reg[rs1] Inst[11:7] wb AddrD addr Inst[19:15] DataR рс alu pc+4 inst AddrA DataA P Branch mem addr Inst[24:20] Comp AddrB ALU DataB 7 **DataW IMEM DMEM** Reg[] Inst clk Reg[rs2] clk [31:7] lmm. Gen Imm[31:0] **WB**Sel **Bsel MemRW ALUSel PCSel** ImmSel RegWEn Inst[31:0] BrUn BrLT =Add =Read =2 =taken =* =1 Asel =1 BrEq=* **Control logic** =0


J-Format for Jump Instructions




• JAL:

- R[rd] = PC + 4; PC = PC + imm;
- saves PC+4 in register rd (the return address)
 - Assembler "j" jump is pseudo-instruction, uses JAL but sets rd=x0 to discard return address
- Set PC = PC + offset (PC-relative jump)
- Target somewhere within ±2¹⁹ locations, 2 bytes apart
 - ±2¹⁸ 32-bit instructions
- Immediate encoding optimized similarly to branch instruction to reduce hardware cost


Datapath with JALR



Adding JAL



Adding JAL +4 * Add pc+4 **DataD** Reg[rs1] Inst[11:7] wb AddrD addr Inst[19:15] DataR alu inst DataA pc+4 AddrA Branch mem addr Inst[24:20] Comp AddrB ALU DataB **DataW IMEM DMEM** Reg[] Inst clk Reg[rs2] clk [31:7] Imm. Gen Imm[31:0] BrUn BrLTBsel=1 **ALUSel MemRW WBSel PCSel** ImmSel RegWEn Inst[31:0] Asel=1 =add =Read =2 =taken =J =1 BrEq=* **Control logic**



• RISC-V Datapath & Control

- R-type
- I-type
- S-type
- B-type
- J-type
- U-type
- Control Logic

U-Format for "Upper Immediate" Instructions

31		12	11 7	6 0
	imm[31:12]		rd	opcode
	20		5	7
	U-immediate[31:12]		dest	LUI
	U-immediate[31:12]		dest	AUIPC

- Has 20-bit immediate in upper 20 bits of 32-bit instruction word
- One destination register, rd
- Used for two instructions
 - LUI Load Upper Immediate
 - Reg[rd] = {imm, 12b'0}
 - AUIPC Add Upper Immediate to PC
 - Reg[rd] = PC + {imm, 12'b0}


Implementing LUI +4 Add pc+4 wb **DataD** Reg[rs1] Inst[11:7] wb AddrD addr Inst[19:15] DataR alu pc+4 inst DataA AddrA Branch mem addr Inst[24:20] Comp ALU AddrB DataB **DataW IMEM DMEM** Reg[] Inst clk Reg[rs2] clk [31:7] Imm. Gen Imm[31:0] BrUn BrLTBsel=1 **ALUSel MemRW WBSel** ImmSel RegWEn **PCSel** Inst[31:0] Asel=* =B =Read =1 =pc+4 =U =1 BrEq=* **Control logic**

Implementing AUIPC +4 Add pc+4 рс wb DataD Reg[rs1] Inst[11:7] wb AddrD addr Inst[19:15] DataR pc+4 DataA alu inst AddrA Branch mem addr Inst[24:20] Comp AddrB ALU DataB **DataW IMEM DMEM** Reg[] Inst clk Reg[rs2] clk [31:7] Imm. Gen Imm[31:0] BrUn BrLTBsel=1 **ALUSel MemRW WBSel PCSel** Inst[31:0] ImmSel RegWEn Asel=1 =Add =0 =1 =pc+4 =U =1

Control logic

BrEq=*

Complete RV32I Datapath!



Recap: Complete RV32I ISA

		imm[31:12]			rd	0110111	LUI
		imm[31:12]			rd	0010111	AUIPC
	imr	n[20 10:1 11 19]	9:12]		rd	1101111	JAL
	imm[11:0	0]	rs1	000	rd	1100111	JALR
	imm[12 10:5]	rs2	rs1	000	imm[4:1 11]	1100011	BEQ
	imm[12 10:5]	rs2	rs1	001	imm[4:1 11]	1100011	BNE
	imm[12 10:5]	rs2	rs1	100	imm[4:1 11]	1100011	BLT
	imm[12 10:5]	rs2	rs1	101	imm[4:1 11]	1100011	BGE
	imm[12 10:5]	rs2	rs1	110	imm[4:1 11]	1100011	BLTU
	imm[12 10:5]	rs2	rs1	111	imm[4:1 11]	1100011	BGEU
	imm[11:0	0]	rs1	000	rd	0000011	LB
	imm[11:0	0]	rs1	001	rd	0000011	LH
	imm[11:0	0]	rs1	010	rd	0000011	LW
	imm[11:0	0]	rs1	100	rd	0000011	LBU
	imm[11:0	0]	rs1	101	rd	0000011	LHU
	imm[11:5]	rs2	rs1	000	imm[4:0]	0100011	SB
	imm[11:5]	rs2	rs1	001	imm[4:0]	0100011	SH
	imm[11:5]	rs2	rs1	010	imm[4:0]	0100011	SW
	imm[11:0	0]	rs1	000	rd	0010011	ADDI
١	imm[11:0	0]	rs1	010	rd	0010011	SLTI
	imm[11:0	0]	rs1	011	rd	0010011	SLTIU
	imm[11:0	0]	rs1	100	rd	0010011	XORI
	imm[11:0	-	rs1	110	rd	0010011	ORI
	imm[11:0	0]	rs1	111	rd	0010011	ANDI
	~~~~~	•			-		1 ~

							1	
0000000	)	sł	namt	rs1	001	$\operatorname{rd}$	0010011	SLLI
0000000	)	sł	namt	rs1	101	rd	0010011	SRLI
0100000	)	sł	namt	rs1	101	rd	0010011	SRAI
0000000	)		rs2	rs1	000	rd	0110011	ADD
0100000	)		rs2	rs1	000	rd	0110011	SUB
0000000	)		rs2	rs1	001	rd	0110011	SLL
0000000	)		rs2	rs1	010	rd	0110011	SLT
0000000	)		rs2	rs1	011	rd	0110011	SLTU
0000000	)		rs2	rs1	100	rd	0110011	XOR
0000000	)		rs2	rs1	101	$\operatorname{rd}$	0110011	SRL
0100000	)		rs2	rs1	101	$\operatorname{rd}$	0110011	SRA
0000000	)		rs2	rs1	110	$\operatorname{rd}$	0110011	OR
0000000	)		rs2	rs1	111	$\operatorname{rd}$	0110011	AND
0000	pred	d	succ	00000	000	00000	0001111	FENCE
0000	0000	0	0000	00000	001	00000	0001111	FENCE.I
000	000000	000		00000	000	00000	1110011	ECALL
000	000000	001		00000	000	00000	1110011	EBREAK
	csr			rs1	001	$\operatorname{rd}$	1110011	CSRRW
	csr			rs1	010	$\operatorname{rd}$	1110011	CSRRS
	csr			rs1	011	$\operatorname{rd}$	1110011	CSRRC
	csr			zimm	101	$\operatorname{rd}$	1110011	CSRRWI
	csr			zimm	110	$\operatorname{rd}$	1110011	CSRRSI
	csr			zimm	111	$\operatorname{rd}$	1110011	CSRRCI


- RV32I has 47 instructions
- 37 instructions are enough to run any C program

# Summary of RISC-V Instruction Formats

31 30 25	24 21 20	19 15	14 12	2 11 8 7	6	0
funct7	rs2	rs1	funct3	rd	opcode	R-type
imm [11	L:0]	rs1	funct3	rd	opcode	I-type
imm[11:5]	rs2	rs1	funct3	imm[4:0]	opcode	S-type
imm[12 10:5]	rs2	rs1	funct3	imm[4:1 11]	opcode	B-type
	imm[3	31:12]		rd	opcode	U-type
imm[20 10:	1 11]]	imm[	19:12]	rd	opcode	J-type

#### Administrivia


- Lab 4 starts this week.
  - 2-week lab
- HW 3 due this week.
  - HW 4 out




#### RISC-V Datapath & Control


- R-type
- I-type
- S-type
- B-type
- J-type
- U-type
- Control Logic

### Complete RV32I Datapath with Control





#### add Execution



# Control Logic Truth Table

In	st[31:0]	BrEq	BrLT	PCSel	ImmSel	BrUn	ASel	BSel	ALUSel	MemR W	RegWEn	WBSel
a	dd	*	*	+4	*	*	Reg	Reg	Add	Read	1	ALU
SI	ub	*	*	+4	*	*	Reg	Reg	Sub	Read	1	ALU
	R-R p)	*	*	+4	*	*	Reg	Reg	(Op)	Read	1	ALU
a	ddi	*	*	+4	- 1	*	Reg	Imm	Add	Read	1	ALU
1,	W	*	*	+4	- 1	*	Reg	Imm	Add	Read	1	Mem
ST	W	*	*	+4	S	*	Reg	Imm	Add	Write	0	*
be	eq	0	*	+4	В	*	PC	Imm	Add	Read	0	*
be	eq	1	*	ALU	В	*	PC	Imm	Add	Read	0	*
bı	ne	0	*	ALU	В	*	PC	Imm	Add	Read	0	*
bı	ne	1	*	+4	В	*	PC	Imm	Add	Read	0	*
b	lt	*	1	ALU	В	0	PC	Imm	Add	Read	0	*
b	ltu	*	1	ALU	В	1	PC	Imm	Add	Read	0	*
ja	alr	*	*	ALU	- 1	*	Reg	lmm	Add	Read	1	PC+4
ja	al	*	*	ALU	J	*	PC	lmm	Add	Read	1	PC+4
aı	uipc	*	*	+4	U	*	PC	Imm	Add	Read	1	ALU

RV32I, a nine-bit ISA!

RV3	zi, a	nine	-DII	[ ISA!		
	imm[31:12]			rd	0110111	LUI
	imm[31:12]			rd	0010111	AUIPC
im	m[20 10:1 11 1	9:12]		rd	1101111	JAL
imm[11:	0]	rs1	000	rd	1100111	JALR
imm[12 10:5]	rs2	rs1	000	imm[4:1 11]	1100011	BEQ
imm[12 10:5]	rs2	rs1	001	imm[4:1 11]	1100011	BNE
imm[12 10:5]	rs2	rs1	100	imm[4:1 11]	1100011	BLT
imm[12 10:5]	rs2	rs1	101	imm[4:1 11]	1100011	BGE
imm[12 10:5]	rs2	rs1	110	imm[4:1 11]	1100011	BLTU
imm[12 10:5]	rs2	rs1	111	imm[4:1 11]	1100011	BGEU
imm[11:		rs1	000	rd	0000011	LB
imm[11:		rs1	001	rd	0000011	LH
imm[11:	,	rs1	010	rd	0000011	LW
imm[11:		rs1	100	rd	0000011	LBU
imm[11:		rs1	101	rd	0000011	LHU
imm[11:5]	rs2	rs1	000	imm[4:0]	0100011	SB
imm[11:5]	rs2	rsl	001	imm[4:0]	0100011	SH
imm[11:5]	rs2	rsl	010	imm[4:0]	0100011	SW
imm[11:		rs1	000 4		0010011	ADDI
imm[11:		rs1	010	rd	0010011	SLTI
imm[11:	3	rs1	011	rd	0010011	SLTIU
imm[11:	1	rs1	100	rd	0010011	XORI
imm[11:	1	rs1	110	rd	0010011	ORI
imm[11:		rs1	111	rd	0010011	ANDI
0000000	shamt	rs1	001	rd	0010011	SLLI
0000000	shamt	rs1	101	rd	0010041	SRLI
0100000	shamt	rs1	101	rd	0010011	SRAI
0000000	rs2	rs1	000	rd	0110011	ADD
0100000	rs2	rs1	000	rd	0110011	SUB
0000000	rs2	rs1	001	rd	0110011	SLL
0000000	rs2	rs1	010	rd	0110011	SLT
0000000	rs2	rs1	011	rd	0110011	SLTU
0000000	rs2	rs1	100	rd	0110011	XOR
0000000	rs2	rs1	101	rd	0110011	SRL
0100000	rs2	rs1	101	rd	0110011	SRA
0000000	rs2	rs1	110	rd	0110011	OR
000000	rs2	rs1	111	rd	0110011	AND

inst[30]

inst[14:12]

inst[6:2]

Instruction type encoded using only 9 bits inst[30],inst[14:12], inst[6:2]

© UCB

### **Control Realization Options**

- ROM
  - "Read-Only Memory"
  - Regular structure
  - Can be easily reprogrammed
    - fix errors
    - add instructions
- Combinatorial Logic
  - Decoder is typically hierarchical
    - First decode opcode, and figure out instruction type
    - E.g. branches are Inst[6:2] = 11000
    - Then determine the actual instruction
    - Inst[30] + Inst[14:12]
  - Modularity helps simplify and speed up logic
    - Narrow problem space for logic synthesis

# **Combinational Logic Control**

Simplest example: BrUn

inst[14:12]

inst[6:2]

			<u>\\</u>			
imm[12 10:5]	rs2	rs1	000	imm[4:1 11]	1100011	BEQ
imm[12 10:5]	rs2	rs1	001	imm[4:1 11]	1100011	BNE
imm[12 10:5]	rs2	rs1	100	imm[4:1 11]	1100011	BLT
imm[12 10:5]	rs2	rs1	101	imm[4:1 11]	1100011	BGE
imm[12 10:5]	rs2	rs1	110	imm[4:1 11]	1100011	BLTU
imm[12 10:5]	rs2	rs1	111	imm[4:1 11]	1100011	BGE


inst[14:13]

inst[12]

	00	01	11	10
0				
1				

- How to decode whether BrUn is 1?
  - •Branch = Inst[6] Inst[5] !Inst[4] !Inst[3] !Inst[2]
  - •BrUn = Inst [13] Branch

# Complete RV32I Datapath with Control



### Summary

- We have covered the implementation of the base ISA for RV32I!!!
  - Get yourself familiar with the ISA Spec.
- Instruction type:
  - R-type
  - I-type
  - S-type
  - B-type
  - J-type
  - U-type
- Implementation suggested is straightforward, yet there are modalities in how to implement it well at gate level.
- Single-cycle datapath is slow need to pipeline it