



UC Berkeley
Teaching Professor
Dan Garcia

CS61C

Great Ideas
in
Computer Architecture
(a.k.a. Machine Structures)



UC Berkeley Lecturer Justin Yokota

RISC-V Data Transfer



Storing Data in Memory



RV32 So Far...

Addition/subtraction

```
add rd, rs1, rs2

R[rd] = R[rs1] + R[rs2]

sub rd, rs1, rs2

R[rd] = R[rs1] - R[rs2]
```

Add immediate


```
addi rd, rs1, imm
R[rd] = R[rs1] + imm
```







Data Transfer: Load from and Store to memory



Very fast,

but limited space to hold values!







Memory Addresses are in Bytes

- Data typically smaller than 32 bits, but rarely smaller than 8 bits (e.g., char type)—works fine if everything is a multiple of 8 bits
- 8 bit chunk is called a byte (1 word = 4 bytes)
- Memory addresses are really in *bytes*, not words
- Word addresses are4 bytes apart
 - Word address is same
 as address of rightmost byte
 – least-significant byte
 (i.e. Little-endian convention)









Memory Addresses are in Bytes

- Data typically smaller than 32 bits, but rarely smaller than 8 bits (e.g., char type)—works fine if everything is a multiple of 8 bits
- 8 bit chunk is called a byte (1 word = 4 bytes)
- Memory addresses are really in *bytes*, not words
- Word addresses are 4 bytes apart
 - Word address is same
 as address of rightmost byte
 – least-significant byte
 (i.e. Little-endian convention)

Least-significant byte in a word

| 1 | 15 14 | | 4 | 13 | | 12 | |
|----|--------------|----|----|----|---|----|---|
| 11 | | 10 | | 9 | | 8 | |
| 7 | | 6 | | 5 | | 4 | |
| 3 | | 2 | | 1 | | 0 | |
| 31 | 24 | 23 | 16 | 15 | 8 | 7 | 0 |

Least-significant byte gets the smallest address






Data Transfer Instructions



Great Idea #3: Principle of Locality / Memory Hierarchy









Speed of Registers vs. Memory

- Given that
 - Registers: 32 words (128 Bytes)
 - Memory (DRAM): Billions of bytes (2 GB to 96 GB on laptop)
- and physics dictates...
 - Smaller is faster
- How much faster are registers than DRAM??
 - About 50-500 times faster!
 (in terms of latency of one access tens of ns)
 - But subsequent words come every few ns







Jim Gray's Storage Latency Analogy: **How Far Away is the Data?**

Sacrament Memory

Registers [ns]

My Head

Jim Gray **Turing Award** B.S. Cal 1.5 hr 1966 Ph.D. Cal 1969

1 min



10

0





Load from Memory to Register

C code

```
int A[100];
g = h + A[3];

Data flow
```

Using Load Word (1w) in RISC-V:

```
lw x10,12(x15) # Reg x10 gets A[3] add x11,x12,x10 # g = h + A[3]
```

Note: x15 – base register (pointer to A[0]) 12 – offset in bytes

Offset must be a constant known at assembly time







Store from Register to Memory

C code

```
int A[100];

A[10] = h + A[3];
```

Using Store Word (sw) in RISC-V:

```
lw x10,12(x15) # Temp reg x10 gets A[3]
add x10,x12,x10 # Temp reg x10 gets h + A[3]
sw x10,40(x15) # A[10] = h + A[3]
```



```
Note: x15 – base register (pointer)

12,40 – offsets in bytes

x15+12 and x15+40 must be multiples of 4
```







Loading and Storing Bytes

- In addition to word data transfers (lw, sw), RISC-V has byte data transfers:
 - load byte: 1b
 - store byte: sb
- Same format as lw,
- E.g., $1b \times 10, 3 \times 11$

RISC-V also has "unsigned byte" loads (lbu) which zero extends to fill register. Why no unsigned store byte 'sbu'?

contents of memory location with address = sum of "3" + contents of register x11 is copied to the low byte position of register $\times 10$.

x10: XXXX XZZZ XXXX ...is copied to "sign-extend"

This bit

loaded Garcia, Yokota





Example: What is in x12?

addi x11,x0,0x93F5

sw x11,0(x5)

 $1b \times 12, 1 \times 5$

x5

x11 x12

Memory





Example: Translate *x = *y

```
We want to translate *x = *y into RISC-V x, y ptrs stored in: x3 = x5
```

```
1: add x3, x5,
                    zero
2:
   add x5, x3, zero
3: lw
       x3, 0(x5)
4:
  1w \times 5, 0(\times 3)
5:
       x8, 0(x5)
  1w
6:
       x8, 0(x3)
   SW
  1w \times 5, 0(\times 8)
7:
             0(x8)
8:
        x3,
   SW
```

1 2 3 4 5→6 6→5 7→8







And in Conclusion...

- Memory is byte-addressable, but 1w and sw access one word at a time.
- A pointer (used by 1w and sw) is just a memory address, we can add to it or subtract from it (using offset).
- Big- vs Little Endian
 - Tip: draw lowest byte on the right
- New Instructions:

```
lw, sw, lb, sb, lbu
```



