

Paushant Arora (200050099) Vidit Goel (200050156)


Shubhkumar (200050134) REPORT ROJECT Aaryan gupta (200050002)



Input is clock, write enable, and data_in and address. If grite is enabled, it writes the data_in into address and outputs the same data. and if it not enables then just reads the data from address and outputs it.




RegFile takes 2 addresses (infact 3) rf_d1,rf_d2 is data read from addresses rf_a1, rf_a2
There are couple of control pins that decide whether write is enables or not, and
for r7, it decides what to write (since it store PC, we have to decide it is a jump or not



FSM(finite state machine) takes input of current instruction, carry and zero flags, and data(T2) and decides all the control pins required to execute that instruction It creates the instances of Next state and control pins


X is 39 downto 0 logic vecot, that contains all the info about the state, $X = IR \mid Carry \mid Zero \mid T2 \mid temp_z \mid curr$ state

It applies decoder on X and returns the 5 bit next state



It takes 27 bit std logic vector and outputs the control pins corresponding to that Format of X: Temp_z | T4 | current state | IR | Carry_reg | Zero_reg

Based upon the current state it assign the control pins their respective value



ALU has 2 input signals, and alu_op that decides the operation that wer have to do. Various control pins are there that decide whether we are doing normal addition, , addition if control bit set, or are we adding 1 to PC, or some offset to PC etc

ALU: digital circuit that provides arithmetic and logic operations Registers: small amount of storage available to the CPU, can be accessed very fast

Datapath:

Memory, registers, ALU, and communication buses. Each step (fetch, decode, execute) requires communication (data transfer) paths between memory, registers and ALU.

Bus: communication system that transfers data between components

like Memory ---(BUS)---> ALU

Types of busses:

1. Address Bus: Carry address

2. Data Bus: carry data

3. Control Bus: carry control signals

4. Power Bus: carry clock/power signals

Inshort a bus carry any information

In component1 ---(Bus)--component2 {component1, bus, component2} = DATA PATH

Now to decide which component to read/write from, we need control signals. So flow of datapath is decided by control signals.

Control: set up dataflow directions on buses eg select ALU and memory functions. Control signals are generated by a control unit consisting of finite-state machines

Instructions and their States

 S_1

PC → Mem-a/alua Mem_d → ir +1 → alu-b aluLoud → PC

Fetch Instruction

Sz.

$$i 9-11 \rightarrow \forall f_{-}0-1$$

$$i 76-8 \rightarrow \forall f_{-}02$$

$$2f_{-}011 \rightarrow +1$$

$$2f_{-}d2 \rightarrow +2$$

Read operands from RF

Sz


ALU operations


S4.

$$t1 - \gamma f - \alpha 3$$

 $i \gamma 3 - 5 \rightarrow \gamma f - \alpha 3$
 $i f (\gamma f - \alpha 3 = RF) \{t1 - PC\}$
 $else PC \rightarrow RF$

Write back





Similar is extended to NAND instructions just the alu open control pins are different.


* assign 7f-03 as 111 for loading PC


LH.I. S1 Instruction fetch S2 Read operands


S5 Iro-8
$$\rightarrow$$
 LSHIFT7- γf -d3


Ir_9-11 \rightarrow γf - $\alpha 3$

if (1f_ $\alpha 3 = = R7$) {Iro-8 \rightarrow 1SHIFT7 \downarrow $pc3$
else {PC \rightarrow R7}













S14
$$t3 \rightarrow mem-a$$


 $t1 \rightarrow alu1-a$
 $t1 \rightarrow alu1-b$
 $alu1-out \rightarrow t1$
 $PC \rightarrow R7$












Control signal input



Control signal output

encode ti : Active high (to register)

lnwde tz: Active high (tz register)

• all operation code:

all a mux: decides from where ALV-a takes input

culub mux: decides from where ALV-a takes input

register fen: register file lactive (not)

register fen: register fen: register file lactive (not)

register fen: registe

encode to: active high (To Register)

encode to: active high (To righter)

encode: enables PC write

instruction righter.

temp Zencode: enables writing in temp 2

flag C encode: enables writing in Corry eighter.

flag Z encode: enables writing in Zeno register.

flag Z encode: evables writing in Zeno register.

from 1 multi: decides input for to

tem 2 multi: decides input for to

tem 2 multi: decides input for to

prog count multi: decides input for to

given a state and few control pins; Control signal sets various multiplexers Dand on righterments of the particular Stage.