



Paashant Arora (200050099) Vidit Goel (200050156)
 Shubh Kumar (200050134) **REPORT PROJECT** Aaryan gupta (200050002)

1)




Input is clock , write enable, and data_in and address. If write is enabled, it writes the data_in into address and outputs the same data. and if it not enables then just reads the data from address and outputs it.

2)




RegFile takes 2 addresses (infact 3) rf_d1, rf_d2 is data read from addresses rf_a1, rf_a2
 There are couple of control pins that decide whether write is enables or not, and
 for r7, it decides what to write (since it store PC, we have to decide it is a jump or not

3 .



FSM(finite state machine) takes input of current instruction, carry and zero flags, and data(T2) and decides all the control pins required to execute that instruction
It creates the instances of Next state and control pins

4.)




X is 39 downto 0 logic vecot, that contains all the info about the state,

$X = IR \mid \text{Carry} \mid \text{Zero} \mid T2 \mid \text{temp_z} \mid \text{curr state}$

It applies decoder on X and returns the 5 bit next state


5.



It takes 27 bit std logic vector and outputs the control pins corresponding to that
Format of X : Temp_z | T4 | current state | IR | Carry_reg | Zero_reg

Based upon the current state it assign the control pins their respective value

6.



ALU has 2 input signals, and alu_op that decides the operation that we have to do. Various control pins are there that decide whether we are doing normal addition, , addition if control bit set, or are we adding 1 to PC , or some offset to PC etc

ALU: digital circuit that provides arithmetic and logic operations

Registers: small amount of storage available to the CPU, can be accessed very fast

Datapath:

Memory, registers, ALU, and communication buses. Each step (fetch, decode, execute) requires communication (data transfer) paths between memory, registers and ALU.

Bus: communication system that transfers data between components

like Memory ---(BUS)---> ALU

Types of busses:

1. Address Bus : Carry address
2. Data Bus: carry data
3. Control Bus: carry control signals
4. Power Bus: carry clock/power signals

In short a bus carry any information

In component1 ---(Bus)--component2

{component1, bus, component2} = DATA PATH

Now to decide which component to read/write from, we need control signals.

So flow of datapath is decided by control signals.

Control: set up dataflow directions on buses

eg select ALU and memory functions.

Control signals are generated by a control unit consisting of finite-state machines

Instructions and their States

S₁

PC → Mem_a/alua
Mem_d → ir
+1 → alu-b
alu-out → PC

Fetch Instruction

S₂

ir 9-11 → rf-a1
ir 6-8 → rf-a2
rf-a1 → t1
rf-a2 → t2

Read operands
from RF

S₃

t1 → alu-A
t2 → alu-B
alu-out → t1

ALU operations


S₄

t1 → rf-a3
ir 3-5 → rf-a3
if (rf-a3 = R7) { t1 → PC }
else PC → R7


Write back

Instr

ADD(R)




ADC(R)




if carry flag set then PC → R7

ADZ(R)




if zero flag set then PC → R7

ADI(I)




use SE to make offset 16 bit

ADL(R)



Shift RB and add in alu


ADD FSM



Similar is extended to NAND instructions just the alu oprⁿ control pins are different.

* assign rf-03 as 111 for loading PC

LHI



LW

S1

S2

S3'

ir 0-5 \rightarrow SE6 \rightarrow alu2b
t2 \rightarrow alu2.a
alu2_out \rightarrow t1

S7

t1 \rightarrow Mem_a
Mem_d \rightarrow t1

S8

t1 \rightarrow rf_d3
ir9-11 \rightarrow rf_a3
if (rf_a3 == R7) { t1 \rightarrow PC }
else { PC \rightarrow R7 }

SW

S1



S2



S₃¹¹

$Ir0-5 \rightarrow SE \rightarrow alu2.b$
 $t2 \rightarrow alu2.a$
 $alu2.out \rightarrow t2$



S9

$t1 \rightarrow Mem.d$
 $t2 \rightarrow Mem.a$
 $PC \rightarrow R7$

LM

S1



S2



S6

$Ir0 \rightarrow SE \rightarrow t2$



S10

$t2 \rightarrow PE$ (PE class least
PE $\rightarrow t2$ sig. of $t2$)
 $PE_addr \rightarrow t4$ (3bit)
 $t1 \rightarrow mem_a$
 $mem_d \rightarrow t3$



if $t2 \neq 0$
then S10

S11

$t4 \rightarrow rf_a3, t3 \rightarrow rf_d3$
 $t1 \rightarrow alu1_a, +1 \rightarrow alu1_b$
 $alu1_out \rightarrow t1$
if $(rf_a3 == R7) \{ t3 \rightarrow PC \}$
else $\{ PC \rightarrow R7 \}$

SM.

S1



S2



S6



S12

$t2 \rightarrow PE$
 $PE_addr \rightarrow t4$



S13

$t4 \rightarrow rf_a1$
 $rf_a1 \rightarrow t3$



S14

$t1 \rightarrow \text{mem_a}$

$t3 \rightarrow \text{mem_d}$

$t1 \rightarrow \text{alu1_a}$

$t1 \rightarrow \text{alu1_b}$

$\text{alu1_out} \rightarrow t1$

$\text{PC} \rightarrow \text{R7}$

$\rightarrow \text{loopback}$
 $\textcircled{\text{S12}}$

if $t2 = 0$ then S1

BEQ

S1



S2



S15

```
t1 → alu2.a
t2 → alu2.b

alu-z → temp-z
lll → rf-d1
rf-d1 → t1
```


Alu Subtract
to compare and
check if result
is zero
(ie if temp-z=1)




S16

```
if (temp-z == 0) { PC → R7 }
else { t1 → alu2.a
      ir 0-8 → SEG → alu2b
      alu-out → PC, R7
    }
```


JAL





JLR




JRI







Control signal input



Control signal Output

- $AO - p$: ALU operation code.
- $alia_mux$: decides from where ALU-a takes input
- $alub_mux$: decides from where ALU-b takes input
- $register_fen$: register file (active/not)
- reg_wri_mux : decides who writes in R7
- reg_addr1_mux : rf_a1_mux
- reg_addr3_mux : rf_d3_mux
- reg_dest3_mux : rf_d3_mux
- mem_wb_en : enables memory write
- $memory_addr_mux$: mem_a_mux (decides input in mem_a)
- $memory_dest_mux$: mem_d_mux
- $encode_t1$: Active high ($t1$ register)
- $encode_t2$: Active high ($t2$ register)

- encode t_3 : active high (T_3 Register)
- encode t_4 : active high (T_4 Register)
- pcencode: enables PC write
- instregencode: enables instruction register.
- tempZencode: enables writing in tempZ
- flagC encode: enables writing in Carry register.
- flagZ encode: enables writing in Zero register.
- tem1 multi: decides input for t_1
- tem2 multi: decides input for t_2
- tem3 multi: decides input for t_3
- progcount multi: decides who writes in PC

Given a state and few control pins;
Control signal sets various multiplexers
Based on requirements of the particular
stage.