

idle

```
finish <- 1
address <- 0
in_cnt <- 0
p1_reg <- 0
p2_reg <- 0
p3_reg <- 0
p4_reg <- 0
coef1_reg <- dataROM[13-7]
coef2_reg <- dataROM[6-0]
start <- 0
mul_cnt <- 0
col_cnt <- 0
```

valid\_input = 1

```
finish <= 0
in1_reg <- in1_reg << 8 & input
shift_cnt <= 1
```

store\_input

shift\_cnt = 0

True

```
in1_reg <- in1_reg << 8 & input
```

shift\_cnt = 1

True

```
in2_reg <- in2_reg << 8 & input
```

shift\_cnt = 2

True

```
in3_reg <- in3_reg << 8 & input
```

False


```
in4_reg <- in4_reg << 8 & input
```

in\_cnt = 30

True

False

```
shift_cnt <- shift_cnt + 1
in_cnt <- in_cnt + 1
```



# RAM Controller

