ASIC & FPGA Chip Design Spring 2024

Dr. Mahdi Shaabani

Project Assignment: Stage 2:

Transmission

Arman yazdani 400102255

Zahra Mojtahedin 99102167



1 Intro

At this point, a scrambler module has been added to the Processing System (PS) along with a corresponding descrambler module in the Programmable Logic (PL) of a system-on-chip (SoC) device. This scrambling process follows the DVB-S (Digital Video Broadcasting - Satellite) physical layer scrambling standard, which is a widely used technique in satellite communications.

We first discuss the creation of these scrambler and descrambler modules using the C programming language and the Verilog hardware description language. The scrambler module is implemented in C, while the descrambler module is implemented in Verilog. These modules work together to scramble and descramble the data, ensuring secure and reliable data transmission.

Next, we test these modules using a testbench, which is a simulation environment that allows us to verify the functionality of the modules. During the testing phase, we try to minimize the error in the communicated data by treating any bugs or issues that are discovered in our implementation. This involves debugging the code, refining the algorithms, and ensuring that the scrambler and descrambler modules work seamlessly together.

Finally, we explain how the descrambler Verilog module can be added to the block design of the SoC device and how it can intercept the numbers in between the Direct Memory Access (DMA) and the Fast Fourier Transform (FFT) blocks. This integration of the descrambler module into the overall system design allows for the seamless processing of the scrambled data, ensuring that the data is properly descrambled before being passed to the subsequent signal processing blocks.

2 Matlab:simulation

Here we try generating 1024 8-bit samples:

2.1 Sinusoid




Figure 1: Sine wave

```
% Generate 1024 sample complex sinusoid and
                               save in a text file
                           fs = 1024; % Sampling frequency
                           f = 5; % Frequency of the sinusoid
                           t = 0:1/fs:1-1/fs; % Time vector
                           complex_sinusoid = 32 * \exp(1i * 2 * pi * f)
                               * t); % Generate complex sinusoid
                           % Extract real and imaginary parts
                           x_real = real(complex_sinusoid);
                           x_imag = imag(complex_sinusoid);
                           % Convert real and imaginary parts to 8-bit
                               integers
                           x_real_int = uint16(x_real); % Convert real
12
                               part to 8-bit integer
                           x_{imag_{int}} = uint16(x_{imag}); \% Convert
                              imaginary part to 8-bit integer
                           % Concatenate real and imaginary parts into
15
                               16-bit format
                           data = bitor(bitshift(x_real_int, 8),
                              x_imag_int);
```

```
% Save the data to a txt file
18
                            fid = fopen('sinusoid_samples.txt', 'wt');
                            fprintf(fid , '%04X\n', data);
20
                            fclose(fid);
21
                            \% Plot the real part
                            subplot (2,1,1);
                            plot(t, x_real);
                            title ('Real Part of Complex Sinusoid');
                            xlabel('Time');
26
                            ylabel('Amplitude');
                            % Plot the imaginary part
                            subplot (2,1,2);
                            plot(t, x_imag);
31
                            title ('Imaginary Part of Complex Sinusoid')
                            xlabel('Time');
                            ylabel('Amplitude');
35
                            sgtitle ('Real and Imaginary Parts of
                               Complex Sinusoid');
                            disp('Data saved to complex_sinusoid.txt');
```

2.2 Pulse




Figure 2: Pulse wave

```
% Generate 1024 samples of a pulse signal
                                   with higher frequency
                                t = 0:1023;
                               x = zeros(1, 1024);
                                x(1:256) = 64;
                                x(513:768) = 64;
                               % Convert the samples to 16-bit values
                                samples = uint16(x);
                               % Combine the real and imaginary parts into
                                    a single 16-bit value
                                samples_combined = bitshift(samples, 8);
                               % Write the samples to a text file
13
                                fid = fopen('pulse_samples.txt', 'w');
                                {\tt fprintf} \, (\, {\tt fid} \,\, , \,\, \, '\%04X \backslash n \,' \, , \,\, {\tt samples\_combined} \, ) \, ;
                                fclose (fid);
                               \% Plot the pulse wave
17
                                figure;
18
                                plot(t, x);
19
                                grid on;
20
                                xlabel('Sample Index');
^{21}
```

```
ylabel('Amplitude');
title('pulse Wave');
```

2.3 Triangle




Figure 3: Triangle wave

```
% Generate 1024 samples of a non-negative
                              triangle wave
                           t = 0:1023;
                           x = abs(mod(t, 128) - 64);
                           % Convert the samples to 16-bit values
                           real\_part = uint16(x);
                           imag_part = uint16(zeros(1, 1024));
                           % Combine the real and imaginary parts into
                               a single 16-bit value
                           samples_combined = bitor(bitshift(real_part
10
                              , 8), imag_part);
                           % Write the samples to a text file
                           fid = fopen('triangle_samples.txt', 'w');
13
                           fprintf(fid , '%04X\n', samples_combined);
                           fclose (fid);
15
                           % Plot the triangle wave
17
```

```
figure;
plot(t, x);
grid on;
xlabel('Sample Index');
ylabel('Amplitude');
title('Triangle Wave');
```

2.4 Sawtooth




Figure 4: Sawtooth wave

```
clc, clear
% Generate 1024 samples of a sawtooth wave
t = 0:1023;
x = mod(t,64);

% Convert the samples to 16-bit values
real_part = uint16(x);
imag_part = uint16(zeros(1, 1024));

% Combine the real and imaginary parts into
a single 16-bit value
samples_combined = bitor(bitshift(real_part
, 8), imag_part);

% Write the samples to a text file
fid = fopen('sawtooth_samples.txt', 'w');
```

```
fprintf(fid , '%04X\n', samples_combined);
15
                              fclose (fid);
16
                             % Plot the sawtooth wave
18
                             figure;
19
                             plot(t, x);
20
                             grid on;
                             xlabel('Sample Index');
                             ylabel('Amplitude');
23
                              title ('Sawtooth Wave');
24
```

2.5 Scrambler

R _n	exp(j R _n π/2)	I _{scrambled}	Q _{scrambled}
0	1	I	Q
1	j	-Q	T
2	-1	-1	-Q
3	-j	Q	-1

Figure 5: Scrambling method




Figure 6: Scrambling structure

```
clc, clear
% Open the input text file for reading
fileID = fopen('pulse_samples.txt', 'r');
```

```
X = zeros(1,18);
                           Y = zeros(1,18);
                           % Read the data from the file
                           data = textscan(fileID, '%s', 'Delimiter',
                              '\n');
                           fclose (fileID);
                           % Extract the hex values from the data
                           Values = data\{1\};
                           % Initialize output data
                           outputData = cell(1024, 1);
                           % Process each value and generate the
                              output
                           for i = 1:1024
16
                           % Generate a random 2-bit number R using
                              RandomGen function
                           [R, X, Y] = RandomGen(i, X, Y); % Replace with
                               the actual RandomGen function call
                           I = int8(hex2dec(Values{i}(1:2)));
                           Q = int8(hex2dec(Values{i}{(3:4)}));
                           switch R
                           case 0
23
                           Is = I;
                           Qs = Q;
                           case 1
                           Is = bitcmp(Q) + 1; % Two's complement for
                               negative value
                           Qs = I;
                           case 2
                           Is = bitcmp(I) + 1; % Two's complement
                              for negative value
                           Qs = bitcmp(Q) + 1; % Two's complement for
                               negative value
                           case 3
```

```
Is = Q;
                            Qs = bitcmp(I) + 1; % Two's complement for
34
                                negative value
                            end
36
                            % Concatenate Is and Qs to form the output
                               value
                            outputData{i} = [Char(dec2hex(int16(Is))),
                               Char(dec2hex(int16(Qs)));
                            end
                            % Write the output data to a new text file
                            outputFileID = fopen('scrambled.txt', 'w');
                            for i = 1:1024
                            fprintf(outputFileID, '%s\n', outputData{i
44
                               });
                            end
                            fclose (outputFileID);
                            %%
                            function ch = Char(in)
                            ch = in;
                            if(length(in)==1)
                            ch = ['0', in];
                            end
52
                            end
53
                            %%
                            function [R, X, Y] = RandomGen(i, X, Y)
                            if (i == 1)
56
                            X(1) = 1;
                            Y = ones(1,18);
                            else
                            X18 = bitxor(X(1), X(8));
                            Y18 = bitxor(bitxor(Y(1), Y(6)), bitxor(Y(8),
                               Y(11));
                            for j = 1:17
62
                            X(j) = X(j+1);
63
```

```
Y(j) = Y(j+1);
                             end
65
                             X(18) = X18;
                             Y(18) = Y18;
                             end
68
                             T1 = bitxor(X(1), Y(1));
69
                             T2 = bitxor(bitxor(X(5), X(7)), X(16));
                             T3 = bitxor(Y(6), Y(7));
                             for k=9:16
72
                             T3 = bitxor(T3, Y(k));
73
                             end
                             T4 = bitxor(T3, T2);
                             R = T4*2 + T1;
                             end
```

2.6 Header

Frame structure is as follows:

- ASM:Length = 4 Content = 4×100 s
- Frame:Length = 1024




Figure 7: Header style

```
% Write the 4 numbers at the beginning
                               again
                            fprintf(fileID , '%04X\n', numbers);
11
                           % Append the content of the temporary file
                               to the original file
                            tempFileID = fopen('temp_file.txt', 'r');
                            while ~feof(tempFileID)
                            line = fgetl(tempFileID);
15
                            fprintf(fileID , '%s\n', line);
16
                            end
                           % Close the files
                            fclose (fileID);
20
                            fclose (tempFileID);
                           % Delete the temporary file
                            delete('temp_file.txt');
```

3 C:PS

Let's see what happens in PS for Scrambling(pretty much like matlab):

```
static u8 calculateZPrime(void) {
                                                                                                       return (((y >> 15) \& 0x1) + ((y >> 14) \& 0
16
                                                                                                                  x1) + ((y >> 13) & 0x1) + ((y >> 12) & 0
                                                                                                                  x1) +
                                                                                                       ((y \gg 11) \& 0x1) + ((y \gg 10) \& 0x1) + ((y \gg 10) \& 0x1)
17
                                                                                                                     >> 9) \& 0x1) + ((y >> 8) \& 0x1) +
                                                                                                        ((y >> 6) \& 0x1) + ((y >> 5) \& 0x1) + ((x >> 6) \&
                                                                                                                 >> 15) \& 0x1) + ((x >> 6) \& 0x1) +
                                                                                                        ((x >> 4) \& 0x1)) \% 2;
                                                                       }
20
                                                                        static u8 calculateR(void) {
                                                                                                      u8 z = calculateZ();
                                                                                                       u8 zPrime = calculateZPrime();
                                                                                                       zPrime \ll 1;
                                                                                                       return z + zPrime;
                                                                       }
                                                                        static void updateXY(void) {
                                                                                                       u8 \text{ xAdd} = (((x) \& 0x1) + ((x >> 7) \& 0x1))
                                                                                                                 \% 2;
                                                                                                       u8 \text{ yAdd} = (((y) \& 0x1) + ((y >> 5) \& 0x1) +
                                                                                                                      ((y \gg 7) \& 0x1) + ((y \gg 10) \& 0x1)) \%
                                                                                                                      2;
                                                                                                       x >>= 1;
                                                                                                       y >>= 1;
                                                                                                       x = (xAdd \ll 17) \mid x;
35
                                                                                                       y = (yAdd \ll 17) \mid y;
36
                                                                        }
                                                                        void scramble (u8 realPart, u8 imagPart, u16 *dout)
                                                                                   {
                                                                                                       u8 r = calculateR();
                                                                                                       printf("x = \%d, y = \%d \setminus n", x, y);
41
                                                                                                       printf("r = %d \ n", r);
```

```
u16 realPart2 = realPart;
44
                             u16 imagPart2 = imagPart;
46
                             switch (r) {
                                      case 0:
48
                                      *dout = (imagPart2 << 8)
                                         realPart2;
                                      break;
                                      case 1:
51
                                      *dout = (realPart2 << 8) | ((\sim
                                         imagPart2 + 1) & 0xFF;
                                      break;
                                      case 2:
                                      *dout = (((\sim imagPart2 + 1) \& 0xFF)
                                         << 8) | ((\sim realPart2 + 1) \& 0xFF
                                         );
                                      break;
                                      case 3:
                                      *dout = (((\sim realPart2 + 1) \& 0xFF)
                                         << 8) | (imagPart2 & 0xFF);
                                      break;
                                      default:
                                      *dout = (imagPart2 << 8)
                                         realPart2;
                                      break;
                             }
                             updateXY();
65
                    }
66
                    void reset() {
                             resetState();
69
```

The scrambler module is implemented in the C programming language, as it will be used in

the Software Development Kit (SDK) of the system at a later stage. The header file "scrambler.h" and the implementation file "scrambler.c" contain the necessary code to implement the scrambler based on the DVB-S (Digital Video Broadcasting - Satellite) standard.

The code includes two main functions:

The reset() function: This function must be called explicitly whenever a full packet is transmitted. It resets the internal state of the scrambler, specifically the X and Y shift registers, to their original values. This ensures that the scrambling process starts from a known state for each new packet.

The scrambler() function: This function accepts the real part and the imaginary part of the input signal at each time step. It then performs the scrambling operation on these values and writes the modified values directly to the output variable, which is passed as a reference argument.

To test the scrambler module, it is integrated with another wave generator function from a previous phase. This wave generator function is used to create 1024 samples of a sine wave. The scrambler function is then applied to these samples, and the scrambled data is written to a text file. This text file is later used as input to the Verilog testbench, which is responsible for testing the performance of the descrambler module.

By implementing the scrambler in C and providing a well-defined interface through the header file, the module can be easily integrated into the SDK and used in the overall system design. The explicit reset function and the direct modification of the output variable in the scrambler() function ensure that the scrambling process is controlled and can be seamlessly incorporated into the data processing pipeline.

This approach of using C for the scrambler and Verilog for the descrambler allows for a modular and flexible design, where the scrambler can be updated or modified independently without affecting the rest of the system. The testing process, which involves generating a sine wave, scrambling it, and using the scrambled data to test the descrambler, helps to validate the correctness and performance of the overall scrambling and descrambling system.

There's also the header file:

```
#include <stdint.h>

typedef uint8_t u8;

typedef uint16_t u16;

typedef uint32_t u32;
```

4 HDL:PL

Now we try to implement the opposing structure meaning *Deheader* and *Descrambler*.

4.1 Deheader

Here we try to detect 4 consecutive 16'h0064 or 16'd0100:

4.1.1 Main Module

```
`timescale 1ns/1ns
                                   module Deheader (
                                   //-----Port directions
                                      and deceleration
                                   input clk,
                                   input [15:0] in,
                                   output reg valid,
                                   output [15:0]out
                                   );
                                   reg start = 0;
                                   reg [10:0]Counter = 0;
                                   reg [2:0] next = 0;
                                   reg [2:0] current = 0;
                                   assign out = valid ? in : 16'bx;
                                   always @(in,current) begin
                                   case (current)
                                   0:begin
                                   next = 0;
                                   if (in == 100)
                                   next = 1;
                                   end
                                   1:begin
21
                                   next = 0;
```

```
if (in == 100)
                                        next = 2;
                                         end
25
                                        2:begin
                                        next = 0;
                                         if (in == 100)
                                        next = 3;
                                         end
30
                                        3:begin
31
                                        next = 0;
                                         if (in == 100)
33
                                        next = 4;
34
                                         end
                                         4:begin
                                        next = 0;
                                         if (in == 100) begin
                                         start = 1;
                                         Counter = 0;
                                         end
                                         end
                                         default: next = 0;
43
                                         endcase
                                         end
                                         always @(posedge clk) begin
^{46}
                                         if(start)begin
47
                                         Counter <= Counter + 1;</pre>
                                         valid <= 1;</pre>
                                         end
                                         current <= next;</pre>
                                         if (Counter==1023)begin
                                         valid <= 0;</pre>
                                        next <= 0;
54
                                         start <= 0;
                                         end
                                         end
                                         endmodule
```

4.1.2 Simulation

```
`timescale 1ns/1ns
                                 module Deheader_tb();
                                  //----generating clock
                                     signal in 50MHz
                                 reg clk = 1'b0;
                                  always @(clk)
                                  clk <= #10 ~clk;
                                  wire valid;
                                  wire [15:0] out;
                                 reg [15:0] in;
                                  integer i;
                                  //-----
                                    reg declaration
                                  initial begin
                                  in = 0;
                                  #30;
                                  in = 1000;
                                  #20;
                                  in = 100;
                                  #20;
19
                                  in = 100;
                                  #20;
                                  in = 100;
                                  #20;
23
                                  in = 100;
                                  #20;
                                  for(i=0;i<1024;i=i+1) begin</pre>
                                  in = i;
                                  #20;
                                  end
                                  end
                                 Deheader uut (
                                  .clk(clk),
                                  .valid(valid),
                                  .in(in),
                                  .out(out)
```

```
36
37
endmodule
```




Figure 8: Header detection




Figure 9: Frame end

4.2 Descrambler

4.2.1 Main Module


```
`timescale 1ns / 1ps
                             module Descrambler(clk, rst, in, out, R);
2
                             input wire clk;
                             input wire rst;
                             input wire [15:0] in;
                             output reg [15:0] out;
                             wire [7:0] Real;
                             wire [7:0] Imag;
10
                             assign Real = in[7:0];
11
                             assign Imag = in[15:8];
12
                             reg [17:0] X;
14
                             reg [17:0] Y;
15
                             reg T1;
16
                             reg T2;
                             wire [1:0] T3;
19
                             assign T3 = T2 << 1;</pre>
20
                             output wire [1:0] R;
                             assign R = T1 + T3;
23
24
```

```
always @(posedge clk, negedge rst) begin
                              if (!rst) begin
                              out <= 16'bx;
27
                              X = 18'd1;
                              Y = 18'd262143;
                              end
                              else begin
                              X[16:0] \le X[17:1];
32
                              X[17] \le (X[0] + X[7]);
33
                              Y[16:0] \le Y[17:1];
                              Y[17] \leftarrow (Y[0] + Y[5] + Y[7] + Y[10]);
35
36
                              T1 <= X[0] + Y[0];
37
                              T2 \leftarrow Y[15] + Y[14] + Y[13] + Y[12] + Y[11] + Y[
                                 10] + Y[9] + Y[8] + Y[6] + Y[5] + X[4] + X[6]
                                 + X[15];
                              case (R)
                              0: begin
                              out <= {{Real},{Imag}};</pre>
                              end
43
                              1: begin
                              out <= {{Imag},{~Real + 8'd1}};</pre>
                              end
46
                              2: begin
47
                              out <= {{~Real + 8'd1},{~Imag + 8'd1}};
                              end
                              3: begin
50
                              out <= {{~Imag + 8'd1},{Real}};
                              end
                              endcase
                              end
54
                              end
55
                              endmodule
```

4.2.2 Simulation

```
initial continuous continuou
```

```
reg clk;
                                     reg rst;
                                     reg [31:0] in;
                                     wire [15:0] out;
                                     wire [1:0] R;
                                     reg [31:0] samples [0:1023];
                                     reg [31:0] wave_Samples [0:1023];
10
                                     reg [31:0] wave_data;
11
                                     Descrambler uut(.clk(clk), .rst(rst), .in
13
                                        (in), .out(out), .R(R));
                                     always #5 clk = ~clk;
                                     integer i;
                                     initial begin
                                     $dumpfile("Descrambler.vcd");
                                     $dumpvars;
                                     $readmemh("triangle_scrambled.txt",
                                        samples);
                                     $readmemh("triangle_samples.txt",
                                        wave_Samples);
                                     clk = 0;
                                     rst = 0;
                                     #15
                                     rst = 1;
                                     for (i = 0; i < 1024; i = i+1) begin</pre>
                                     #10;
33
                                     in = samples[i];
                                     wave_data = wave_Samples[i];
                                     end
36
37
```






Figure 10: triangle wave reconstructing (They're equivalant, scaling decieves)

4.3 Block Design Enhancement

In order to integrate the new scrambling and descrambling functionality into our overall system block design, we must first consider the existing interfaces and protocols used in the system.

We note that the output of the Direct Memory Access (DMA) IP core in our system follows the Stream AXI protocol. This is a common interface used for streaming data in AXI-based systems. On the other hand, the input of the Fast Fourier Transform (FFT) IP core also expects data in the Stream AXI format.

To seamlessly integrate the descrambler module between the DMA and the FFT, we have created and packaged a custom AXI4 peripheral IP with two master and slave interfaces. This custom IP serves as an intermediary component in the data processing pipeline.

The slave interface of the custom IP will read the data from the DMA IP core, which is in the Stream AXI format. The custom IP will then store this data in an internal First-In-First-Out (FIFO) buffer.

Next, the master interface of the custom IP will retrieve the data from the FIFO and forward it to the FFT IP core, also in the Stream AXI format. However, before passing the data to the FFT, the custom IP will utilize the descrambler module to decode the input values.

By inserting this custom AXI4 peripheral IP between the DMA and the FFT, we can intercept the data stream, apply the descrambling operation, and then pass the descrambled data to the FFT IP core for further processing.

This approach allows us to seamlessly integrate the new descrambler functionality into the existing block design without modifying the DMA or the FFT IP cores. The custom AXI4 peripheral IP acts as a bridge, handling the data transfer and the descrambling process transparently to the rest of the system.

By leveraging the AXI4 protocol and creating a custom IP with the necessary interfaces, we can ensure a smooth integration of the descrambler module into the overall system architecture, enabling the system to process the descrambled data correctly before passing it to the subsequent signal processing blocks, such as the FFT.




Figure 11: Final Block design:input:scrambled,output:descrambled