

ASIC & FPGA Chip Design

Spring 2024

Dr. Mahdi Shaabani

Project Assignment: Stage 2 :

Transmission

Arman yazdani 400102255

Zahra Mojtahedin 99102167



1 Intro

At this point, a scrambler module has been added to the Processing System (PS) along with a corresponding descrambler module in the Programmable Logic (PL) of a system-on-chip (SoC) device. This scrambling process follows the DVB-S (Digital Video Broadcasting - Satellite) physical layer scrambling standard, which is a widely used technique in satellite communications.

We first discuss the creation of these scrambler and descrambler modules using the C programming language and the Verilog hardware description language. The scrambler module is implemented in C, while the descrambler module is implemented in Verilog. These modules work together to scramble and descramble the data, ensuring secure and reliable data transmission.

Next, we test these modules using a testbench, which is a simulation environment that allows us to verify the functionality of the modules. During the testing phase, we try to minimize the error in the communicated data by treating any bugs or issues that are discovered in our implementation. This involves debugging the code, refining the algorithms, and ensuring that the scrambler and descrambler modules work seamlessly together.

Finally, we explain how the descrambler Verilog module can be added to the block design of the SoC device and how it can intercept the numbers in between the Direct Memory Access (DMA) and the Fast Fourier Transform (FFT) blocks. This integration of the descrambler module into the overall system design allows for the seamless processing of the scrambled data, ensuring that the data is properly descrambled before being passed to the subsequent signal processing blocks.

2 Matlab:simulation

Here we try generating 1024 8-bit samples:

2.1 Sinusoid




Figure 1: Sine wave

```

1      % Generate 1024 sample complex sinusoid and
2      save in a text file
3
4      fs = 1024; % Sampling frequency
5      f = 5; % Frequency of the sinusoid
6      t = 0:1/fs:1-1/fs; % Time vector
7      complex_sinusoid = 32 * exp(1i * 2 * pi * f
8          * t); % Generate complex sinusoid
9
10
11     % Extract real and imaginary parts
12     x_real = real(complex_sinusoid);
13     x_imag = imag(complex_sinusoid);
14
15     % Convert real and imaginary parts to 8-bit
16     integers
17     x_real_int = uint16(x_real); % Convert real
18     part to 8-bit integer
19     x_imag_int = uint16(x_imag); % Convert
20     imaginary part to 8-bit integer
21
22     % Concatenate real and imaginary parts into
23     16-bit format
24     data = bitor(bitshift(x_real_int, 8),
25         x_imag_int);

```

```
17
18 % Save the data to a txt file
19 fid = fopen('sinusoid_samples.txt', 'wt');
20 fprintf(fid, '%04X\n', data);
21 fclose(fid);
22 % Plot the real part
23 subplot(2,1,1);
24 plot(t, x_real);
25 title('Real Part of Complex Sinusoid');
26 xlabel('Time');
27 ylabel('Amplitude');
28
29 % Plot the imaginary part
30 subplot(2,1,2);
31 plot(t, x_imag);
32 title('Imaginary Part of Complex Sinusoid')
33 ;
34 xlabel('Time');
35 ylabel('Amplitude');
36
37 sgtitle('Real and Imaginary Parts of
    Complex Sinusoid');
    disp('Data saved to complex_sinusoid.txt');
```

2.2 Pulse




Figure 2: Pulse wave

```

1      % Generate 1024 samples of a pulse signal
2      with higher frequency
3      t = 0:1023;
4      x = zeros(1, 1024);
5      x(1:256) = 64;
6      x(513:768) = 64;
7
8      % Convert the samples to 16-bit values
9      samples = uint16(x);
10
11     % Combine the real and imaginary parts into
12     a single 16-bit value
13     samples_combined = bitshift(samples, 8);
14
15     % Write the samples to a text file
16     fid = fopen('pulse_samples.txt', 'w');
17     fprintf(fid, '%04X\n', samples_combined);
18     fclose(fid);
19     % Plot the pulse wave
20     figure;
21     plot(t, x);
22     grid on;
23     xlabel('Sample Index');
```

```

22         ylabel( 'Amplitude' );
23         title( 'pulse Wave' );

```

2.3 Triangle




Figure 3: Triangle wave

```

1         % Generate 1024 samples of a non-negative
2             triangle wave
3         t = 0:1023;
4         x = abs(mod(t, 128) - 64);
5
6         % Convert the samples to 16-bit values
7         real_part = uint16(x);
8         imag_part = uint16(zeros(1, 1024));
9
10        % Combine the real and imaginary parts into
11            a single 16-bit value
12        samples_combined = bitor(bitshift(real_part
13            , 8), imag_part);
14
15        % Write the samples to a text file
16        fid = fopen('triangle_samples.txt', 'w');
17        fprintf(fid, '%04X\n', samples_combined);
18        fclose(fid);
19
20        % Plot the triangle wave

```

```

18     figure;
19     plot(t, x);
20     grid on;
21     xlabel('Sample Index');
22     ylabel('Amplitude');
23     title('Triangle Wave');

```

2.4 Sawtooth




Figure 4: Sawtooth wave

```

1     clc , clear
2     % Generate 1024 samples of a sawtooth wave
3     t = 0:1023;
4     x = mod(t,64);
5
6     % Convert the samples to 16-bit values
7     real_part = uint16(x);
8     imag_part = uint16(zeros(1, 1024));
9
10    % Combine the real and imaginary parts into
        a single 16-bit value
11    samples_combined = bitor(bitshift(real_part
        , 8), imag_part);
12
13    % Write the samples to a text file
14    fid = fopen('sawtooth_samples.txt', 'w');

```

```

15     fprintf(fid , '%04X\n' , samples_combined);
16     fclose(fid);

17
18     % Plot the sawtooth wave
19     figure;
20     plot(t , x);
21     grid on;
22     xlabel('Sample Index');
23     ylabel('Amplitude');
24     title('Sawtooth Wave');

```

2.5 Scrambler

R_n	$\exp(j R_n \pi/2)$	$I_{\text{scrambled}}$	$Q_{\text{scrambled}}$
0	1	I	Q
1	j	-Q	I
2	-1	-I	-Q
3	-j	Q	-I

Figure 5: Scrambling method




Figure 6: Scrambling structure

```

1     clc , clear
2     % Open the input text file for reading
3     fileID = fopen('pulse_samples.txt' , 'r');

```

```
4      X = zeros(1,18);
5      Y = zeros(1,18);
6      % Read the data from the file
7      data = textscan(fileID , '%s' , 'Delimiter' ,
8          '\n');
9      fclose(fileID);
10
11     % Extract the hex values from the data
12     Values = data{1};
13
14     % Initialize output data
15     outputData = cell(1024, 1);
16     % Process each value and generate the
17     % output
18     for i = 1:1024
19         % Generate a random 2-bit number R using
20         % RandomGen function
21         [R,X,Y] = RandomGen(i,X,Y); % Replace with
22         % the actual RandomGen function call
23
24         I = int8(hex2dec(Values{i}(1:2)));
25         Q = int8(hex2dec(Values{i}(3:4)));
26         switch R
27             case 0
28                 Is = I;
29                 Qs = Q;
30             case 1
31                 Is = bitcmp(Q) + 1; % Two's complement for
32                 % negative value
33                 Qs = I;
34             case 2
35                 Is = bitcmp(I) + 1; % Two's complement
36                 % for negative value
37                 Qs = bitcmp(Q) + 1; % Two's complement for
38                 % negative value
39             case 3
```



```
33     Is = Q;
34     Qs = bitcmp(I) + 1; % Two's complement for
        negative value
35 end
36
37 % Concatenate Is and Qs to form the output
    value
38 outputData{i} = [Char(dec2hex(int16(Is))),
        Char(dec2hex(int16(Qs)))] ;
39 end
40
41 % Write the output data to a new text file
    outputFileID = fopen('scrambled.txt', 'w');
42 for i = 1:1024
43     fprintf(outputFileID, '%s\n', outputData{i}
        );
44 end
45 fclose(outputFileID);
46 %%
47 function ch = Char(in)
48     ch = in;
49     if(length(in)==1)
50         ch = ['0', in];
51     end
52 end
53 %%
54 function [R,X,Y] = RandomGen(i,X,Y)
55     if(i==1)
56         X(1) = 1;
57         Y = ones(1,18);
58     else
59         X18 = bitxor(X(1),X(8));
60         Y18 = bitxor(bitxor(Y(1),Y(6)),bitxor(Y(8),
            Y(11)));
61         for j=1:17
62             X(j) = X(j+1);
63
```

```

64      Y(j) = Y(j+1);
65      end
66      X(18) = X18;
67      Y(18) = Y18;
68      end
69      T1 = bitxor(X(1),Y(1));
70      T2 = bitxor(bitxor(X(5),X(7)),X(16));
71      T3 = bitxor(Y(6),Y(7));
72      for k=9:16
73      T3 = bitxor(T3,Y(k));
74      end
75      T4 = bitxor(T3,T2);
76      R = T4*2 + T1;
77      end

```

2.6 Header

Frame structure is as follows:

- ASM:Length = 4 Content = $4 \times 100s$
- Frame:Length = 1024




Figure 7: Header style

```

1      numbers = [100, 100, 100, 100];
2
3      % Open the original file in append mode and
4      % copy content to a temporary file
5      copyfile('scrambled.txt', 'temp_file.txt');
6
7      % Open the original file in write mode
8      fileID = fopen('header.txt', 'w');

```

```
8
9      % Write the 4 numbers at the beginning
10     again
11     fprintf(fileID , '%04X\n' , numbers);
12
13     % Append the content of the temporary file
14     to the original file
15     tempFileID = fopen('temp_file.txt' , 'r');
16     while ~feof(tempFileID)
17         line = fgetl(tempFileID);
18         fprintf(fileID , '%s\n' , line);
19     end
20
21     % Close the files
22     fclose(fileID);
23     fclose(tempFileID);
24
25     % Delete the temporary file
26     delete('temp_file.txt');
```

3 C:PS

Let's see what happens in PS for Scrambling(pretty much like matlab):

```
1      #include <stdio.h>
2      #include "scrambler.h"
3
4      static u32 x, y;
5
6      static void resetState() {
7          x = XStart;
8          y = YStart;
9      }
10
11     static u8 calculateZ(void) {
12         return ((x & 0x1) + (y & 0x1)) % 2;
13     }
14
```

```
15     static u8 calculateZPrime(void) {
16         return (((y >> 15) & 0x1) + ((y >> 14) & 0
17             x1) + ((y >> 13) & 0x1) + ((y >> 12) & 0
18             x1) +
19             ((y >> 11) & 0x1) + ((y >> 10) & 0x1) + ((y
20             >> 9) & 0x1) + ((y >> 8) & 0x1) +
21             ((y >> 6) & 0x1) + ((y >> 5) & 0x1) + ((x
22             >> 15) & 0x1) + ((x >> 6) & 0x1) +
23             ((x >> 4) & 0x1)) % 2;
24     }
25
26     static u8 calculateR(void) {
27         u8 z = calculateZ();
28         u8 zPrime = calculateZPrime();
29         zPrime <<= 1;
30         return z + zPrime;
31     }
32
33     static void updateXY(void) {
34         u8 xAdd = (((x) & 0x1) + ((x >> 7) & 0x1))
35             % 2;
36         u8 yAdd = (((y) & 0x1) + ((y >> 5) & 0x1) +
37             ((y >> 7) & 0x1) + ((y >> 10) & 0x1)) %
38             2;
39
40         x >>= 1;
41         y >>= 1;
42         x = (xAdd << 17) | x;
43         y = (yAdd << 17) | y;
44     }
45
46     void scramble(u8 realPart, u8 imagPart, u16 *dout)
47     {
48         u8 r = calculateR();
49         printf("x = %d, y = %d\n", x, y);
50         printf("r = %d\n", r);
```

```
43
44     u16 realPart2 = realPart;
45     u16 imagPart2 = imagPart;
46
47     switch (r) {
48         case 0:
49             *dout = (imagPart2 << 8) |
50                 realPart2;
51             break;
52         case 1:
53             *dout = (realPart2 << 8) | ((~
54                 imagPart2 + 1) & 0xFF);
55             break;
56         case 2:
57             *dout = (((~imagPart2 + 1) & 0xFF)
58                 << 8) | ((~realPart2 + 1) & 0xFF
59                 );
60             break;
61         case 3:
62             *dout = (((~realPart2 + 1) & 0xFF)
63                 << 8) | (imagPart2 & 0xFF);
64             break;
65         default:
66             *dout = (imagPart2 << 8) |
67                 realPart2;
68             break;
69     }
70
71     updateXY();
72 }
73
74 void reset() {
75     resetState();
76 }
```

The scrambler module is implemented in the C programming language, as it will be used in

the Software Development Kit (SDK) of the system at a later stage. The header file "scrambler.h" and the implementation file "scrambler.c" contain the necessary code to implement the scrambler based on the DVB-S (Digital Video Broadcasting - Satellite) standard.

The code includes two main functions:

The `reset()` function: This function must be called explicitly whenever a full packet is transmitted. It resets the internal state of the scrambler, specifically the X and Y shift registers, to their original values. This ensures that the scrambling process starts from a known state for each new packet.

The `scrambler()` function: This function accepts the real part and the imaginary part of the input signal at each time step. It then performs the scrambling operation on these values and writes the modified values directly to the output variable, which is passed as a reference argument.

To test the scrambler module, it is integrated with another wave generator function from a previous phase. This wave generator function is used to create 1024 samples of a sine wave. The scrambler function is then applied to these samples, and the scrambled data is written to a text file. This text file is later used as input to the Verilog testbench, which is responsible for testing the performance of the descrambler module.

By implementing the scrambler in C and providing a well-defined interface through the header file, the module can be easily integrated into the SDK and used in the overall system design. The explicit reset function and the direct modification of the output variable in the `scrambler()` function ensure that the scrambling process is controlled and can be seamlessly incorporated into the data processing pipeline.

This approach of using C for the scrambler and Verilog for the descrambler allows for a modular and flexible design, where the scrambler can be updated or modified independently without affecting the rest of the system. The testing process, which involves generating a sine wave, scrambling it, and using the scrambled data to test the descrambler, helps to validate the correctness and performance of the overall scrambling and descrambling system.

There's also the header file:

```
1      #include <stdint.h>
2
3      typedef uint8_t  u8;
4      typedef uint16_t u16;
5      typedef uint32_t u32;
```

```

6
7         #define XStart 1U
8         #define YStart 262143U
9
10        void scrambler(u8 realPart , u8 imagPart ,
11                       u16 *dout);
12        void reset();

```

4 HDL:PL

Now we try to implement the opposing structure meaning *Deheader* and *Descrambler*.

4.1 Deheader

Here we try to detect 4 consecutive *16'h0064* or *16'd0100*:

4.1.1 Main Module

```

1         `timescale 1ns/1ns
2         module Deheader(
3             //-----Port directions
4             and deceleration
5             input clk,
6             input [15:0]in,
7             output reg valid,
8             output [15:0]out
9         );
10        reg start = 0;
11        reg [10:0]Counter = 0;
12        reg [2:0] next = 0;
13        reg [2:0] current = 0;
14        assign out = valid ? in : 16'bx;
15        always @(in,current) begin
16            case (current)
17            0:begin
18                next = 0;
19                if (in == 100)
20                    next = 1;
21            end
22            1:begin
23                next = 0;

```

```
23         if (in == 100)
24             next = 2;
25         end
26     2:begin
27         next = 0;
28         if (in == 100)
29             next = 3;
30         end
31     3:begin
32         next = 0;
33         if (in == 100)
34             next = 4;
35         end
36     4:begin
37         next = 0;
38         if (in == 100)begin
39             start = 1;
40             Counter = 0;
41         end
42     end
43     default: next = 0;
44 endcase
45 end
46 always @(posedge clk) begin
47     if(start)begin
48         Counter <= Counter + 1;
49         valid <= 1;
50     end
51     current <= next;
52     if (Counter==1023)begin
53         valid <= 0;
54         next <= 0;
55         start <= 0;
56     end
57 end
58 endmodule
```


4.1.2 Simulation

```
1      `timescale 1ns/1ns
2
3      module Deheader_tb();
4          //-----generating clock
5              signal in 50MHz
6      reg clk = 1'b0;
7      always @(clk)
8          clk <= #10 ~clk;
9      wire valid;
10     wire [15:0] out;
11     reg [15:0] in;
12     integer i;
13     //-----
14     reg declaration
15     initial begin
16         in = 0;
17         #30;
18         in = 1000;
19         #20;
20         in = 100;
21         #20;
22         in = 100;
23         #20;
24         in = 100;
25         #20;
26         in = 100;
27         #20;
28         for(i=0;i<1024;i=i+1) begin
29             in = i;
30             #20;
31         end
32     end
33     Deheader uut (
34         .clk(clk),
35         .valid(valid),
36         .in(in),
37         .out(out)
```

```

);
endmodule

```




Figure 8: Header detection




Figure 9: Frame end

4.2 Descrambler

4.2.1 Main Module

```

`timescale 1ns / 1ps
module Descrambler(clk, rst, in, out, R);
input wire clk;
input wire rst;
input wire [15:0] in;
output reg [15:0] out;

wire [7:0] Real;
wire [7:0] Imag;

assign Real = in[7:0];
assign Imag = in[15:8];

reg [17:0] X;
reg [17:0] Y;
reg T1 ;
reg T2;

wire [1:0] T3;
assign T3 = T2 << 1;

output wire [1:0] R;
assign R = T1 + T3;

```

```

25         always @(posedge clk, negedge rst) begin
26             if (!rst) begin
27                 out <= 16'bx;
28                 X = 18'd1;
29                 Y = 18'd262143;
30             end
31             else begin
32                 X[16:0] <= X[17:1];
33                 X[17] <= (X[0] + X[7]);
34                 Y[16:0] <= Y[17:1];
35                 Y[17] <= (Y[0] + Y[5] + Y[7] + Y[10]);
36
37                 T1 <= X[0] + Y[0];
38                 T2 <= Y[15] + Y[14] + Y[13] + Y[12] + Y[11] + Y[
39                     10] + Y[9] + Y[8] + Y[6] + Y[5] + X[4] + X[6]
40                     + X[15];
41
42                 case (R)
43                     0: begin
44                         out <= {{Real},{Imag}};
45                     end
46                     1: begin
47                         out <= {{Imag},{~Real + 8'd1}};
48                     end
49                     2: begin
50                         out <= {{~Real + 8'd1},{~Imag + 8'd1}};
51                     end
52                     3: begin
53                         out <= {{~Imag + 8'd1},{Real}};
54                     end
55                 endcase
56             end
57         end
58     endmodule

```

4.2.2 Simulation

```

1         `timescale 1ns / 1ps
2         module Descrambler_tb();

```

```
3      reg clk;
4      reg rst;
5      reg [31:0] in;
6      wire [15:0] out;
7      wire [1:0] R;
8
9      reg [31:0] samples [0:1023];
10     reg [31:0] wave_Samples [0:1023];
11     reg [31:0] wave_data;
12
13     Descrambler uut(.clk(clk), .rst(rst), .in
14         (in), .out(out), .R(R));
15
16     always #5 clk = ~clk;
17
18     integer i;
19
20     initial begin
21         $dumpfile("Descrambler.vcd");
22         $dumpvars;
23
24         $readmemh("triangle_scrambled.txt",
25             samples);
26         $readmemh("triangle_samples.txt",
27             wave_Samples);
28
29         clk = 0;
30         rst = 0;
31
32         #15
33         rst = 1;
34
35         for (i = 0; i < 1024; i = i+1) begin
36             #10;
37             in = samples[i];
38             wave_data = wave_Samples[i];
39         end
```

38
39
40

```
#10;

end

endmodule
```




Figure 10: triangle wave reconstructing(They're equivalent,scaling decieves)

4.3 Block Design Enhancement

In order to integrate the new scrambling and descrambling functionality into our overall system block design, we must first consider the existing interfaces and protocols used in the system.

We note that the output of the Direct Memory Access (DMA) IP core in our system follows the Stream AXI protocol. This is a common interface used for streaming data in AXI-based systems. On the other hand, the input of the Fast Fourier Transform (FFT) IP core also expects data in the Stream AXI format.

To seamlessly integrate the descrambler module between the DMA and the FFT, we have created and packaged a custom AXI4 peripheral IP with two master and slave interfaces. This custom IP serves as an intermediary component in the data processing pipeline.

The slave interface of the custom IP will read the data from the DMA IP core, which is in the Stream AXI format. The custom IP will then store this data in an internal First-In-First-Out (FIFO) buffer.

Next, the master interface of the custom IP will retrieve the data from the FIFO and forward it to the FFT IP core, also in the Stream AXI format. However, before passing the data to the FFT, the custom IP will utilize the descrambler module to decode the input values.

By inserting this custom AXI4 peripheral IP between the DMA and the FFT, we can intercept the data stream, apply the descrambling operation, and then pass the descrambled data to the FFT IP core for further processing.

This approach allows us to seamlessly integrate the new descrambler functionality into the existing block design without modifying the DMA or the FFT IP cores. The custom AXI4 peripheral IP acts as a bridge, handling the data transfer and the descrambling process transparently to the rest of the system.

By leveraging the AXI4 protocol and creating a custom IP with the necessary interfaces, we can ensure a smooth integration of the descrambler module into the overall system architecture, enabling the system to process the descrambled data correctly before passing it to the subsequent signal processing blocks, such as the FFT.




Figure 11: Final Block design:input:scrambled,output:descrambled