

The Engineering Staff of
TEXAS INSTRUMENTS INCORPORATED
Semiconductor Group



The
Memory
Interface
Data Book
for
Design Engineers

1977

TEXAS INSTRUMENTS
INCORPORATED

GENERAL INFORMATION

1

THERMAL INFORMATION

2

ORDERING INSTRUCTIONS AND MECHANICAL DATA

3

SENSE AMPLIFIERS

4

MOS DRIVERS

5

MEMORY DRIVERS

6

SELECTION GUIDE FOR OTHER INTERFACE CIRCUITS

7

TI worldwide sales offices

ALABAMA

304 Wynn Drive
Huntsville, Alabama 35806
205-837-7530

ARIZONA

4820 N. Black Canyon Hwy.
Suite 202
Phoenix, Arizona 85017
602-249-1313

CALIFORNIA

3186J Airway
Costa Mesa, California 92626
714-540-7311

831 S. Douglas St.
El Segundo, California 90245
213-973-2571

7827 Convoy Ct., Suite 412
San Diego, California 92111
714-279-2622

776 Palomar Avenue
Sunnyvale, California 94086
408-732-1840

COLORADO

9725 E. Hampden St., Suite 301
Denver, Colorado 80231
303-751-1780

CONNECTICUT

Whitney Towers
2405 Whitney Avenue
Hamden, Connecticut 06518
203-281-0074

FLORIDA

4800 West Commercial Blvd.
Fort Lauderdale, Florida 33319
305-733-3300

2221 Lee Road, Suite 108
Winter Park, Florida 32789
305-644-3535

ARGENTINA

Texas Instruments Argentina S.A.I.C.F.
C.C. Box 2296-Correo Central
Buenos Aires, Argentina
748-1141

ASIA

Texas Instruments Asia Limited

5F Aoyama Tower Bldg.
24-15 Minami Aoyama Chome
Minato-ku, Tokyo 107, Japan
402-6171

11A-15 Chatham Road
First Floor, Kowloon
Hong Kong
3-670061

Texas Instruments Singapore (PTE) Ltd.
27 Kallang Place
Singapore 1, Rep. of Singapore
258-1122

Texas Instruments Taiwan Limited
P.O. Box 3599
Taipei, Chung Ho, Taiwan
921-623

Texas Instruments Malaysia SDN. BHD.
Number 1 Lorong Enggang 33
Kuala Lumpur 15-07, Malaysia
647 911

AUSTRALIA

Texas Instruments Australia Ltd.

Suite 206, 118 Great North Road
Five Dock N.S.W. 2046 Australia
831-2555

Box 63, Post Office
171-175 Philip Highway
Elizabeth 5112 South Australia
255-2066

ILLINOIS

1701 E. Lake Avenue, Suite 300
Glenview, Illinois 60025
312-729-5710

INDIANA

3705 Rupp Drive
Arch Building
Fort Wayne, Indiana 46805
219-484-0606

2346 S. Lyhurst Dr., Suite 101
Indianapolis, Indiana 46241
317-248-8555

MASSACHUSETTS

504 Totten Pond Road
Waltham, Mass. 02154
617-850-7400

MICHIGAN

Central Park Plaza
26211 Central Park Blvd., Suite 215
Southfield, Michigan 48076
313-353-0830

MINNESOTA

A.I.C. Bldg., Suite 202
7615 Metro Blvd.
Edina, Minn. 55435
612-835-2900

MISSOURI

12401 E. 43rd Street
Independence, Missouri 64055
816-836-2676

NEW JERSEY

880 Ward Parkway
Kansas City, Missouri 64114
816-523-2500

1245 Westfield Ave., P.O. Box 885
Clark, New Jersey 07066
201-574-9800

BELGIUM

Texas Instruments Belgium
21 Avenue Ed. Lacombe
1040 Brussels
2/733 96 23

BRAZIL

Texas Instrumentos Electronicos
do Brasil Ltda.

Rua Jose Arnes, 153-Lapa
Caixa Postal 30.103, CEP 01.000
Sao Paulo, SP, Brazil
260-2956

CANADA

Texas Instruments Incorporated

945 McCaffery Street
St. Laurent H4T1N3
Quebec, Canada
514-341-3232

280 Centre St., East
Richmond Hill (Toronto)
Ontario, Canada
416-889-7373

DENMARK

Texas Instruments Denmark

46D, Marielundvej
2730 Herlev, Denmark
(01) 91 74 00

FINLAND

Texas Instruments Finland OY

Fredrikinkatu 75, A7
Helsinki 10, Finland
44 71 71

NEW MEXICO

1101 Cardenas Drive, N.E.,
Room 215
Albuquerque, New Mexico 87110
505-265-8491

NEW YORK

6700 Old Collyer Rd.
East Syracuse, New York 13057
315-463-9291

112 Nanticoke Ave., P.O. Box 618
Endicott, New York 13760
607-785-9987

201 South Avenue
Poughkeepsie, New York 12601
914-473-2900

1210 Jefferson Rd.,
Rochester, New York 14623
716-461-1800

1 Huntington Quadrangle, Suite 1C01
Melville, New York 11746
516-293-2560

NORTH CAROLINA

1001 East Blvd.
Charlotte, N.C. 28203
704-372-8780

OHIO

Belmont Bldg., Suite 120
28790 Chagrin Blvd.
Cleveland, Ohio 44122
216-464-2990

Hawley Bldg., Suite 101
4140 Linden Avenue
Dayton, Ohio 45432
513-253-3121

FRANCE

Texas Instruments France
Boite Postale 5
06 Villeneuve-Loubet, France
31 03 64

La Bourssiere, Bloc A
R.N. 186, 92350 Le Plessis Robinson
630.23.43

30-31 Quai Rambaud
69 Lyon, France
42 78 50

GERMANY

Texas Instruments Deutschland GmbH
Haggerty Str. 1
8050 Freising, Germany
08161/80-1

Frankfurter Ring 243
8000 Munich 40, Germany
089/3250/11-15

Lazarettstrasse, 19
4300 Essen, Germany
02141/20916

Krugerstrasse 24
1000 Berlin 49, Germany
031/74 44 041

Akazienstrasse 22-26
6230 Frankfurt, Griesheim
Germany
0611/39 90 61

Steinbecker Hof 8A
3000 Hannover, Germany
0511/55 60 41

Krefelderstrasse 11-15
7000 Stuttgart 50, Germany
0711/54 70 01

OREGON

10700 S.W. Beaverton Hwy.
Suite 11
Beaverton, Oregon 97005
503-643-6750

PENNSYLVANIA

275 Commerce Drive, Suite 300
Fort Washington, Pa. 19034
215-643-6450

TEXAS

6000 Denton Drive
P.O. Box 5012, M/S 366
Dallas, Texas 75222
214-238-6805

P.O. Box 5012, M/S 7
Dallas, Texas 75222
214-238-4881

8600 Commerce Park Drive
Houston, Texas 77036
713-777-4891

VIRGINIA

3930 Beulah Rd.
Richmond, Virginia 23234
804-275-8148

WASHINGTON

700 112th N.E., Suite 10
Bellevue, Washington 98004
206-455-3480

WASHINGTON, D.C.

1500 Wilson Blvd., Suite 1100
Arlington, Virginia 22209
703-525-0336

ITALY

Texas Instruments Italia SpA
Via della Giustizia 9
20125 Milan, Italy
02-688 31 41

Via L. Mancinella 65
00199 Roma, Italy
06-83 77 45

MEXICO

Texas Instruments de Mexico S.A.
Poniente 116 #489
Col. Industrial Vallejo
Mexico City, D.F., Mexico
567-92-00

NETHERLANDS

Texas Instruments Holland N.V.
Entrepot Gebouw-Kamer 225
P.O. Box 7603
Schiphol-Centrum
020-17 36 36

NORWAY

Texas Instruments Norway A/S
Sentrumskontorene
Brugata 1
Oslo 1, Norway
33 18 80

SWEDEN

Texas Instruments Sweden AB
S-104 40 Stockholm 14
Skappgatan 26
67 98 35

UNITED KINGDOM

Texas Instruments Limited
Manton Lane
Bedford, England
0234-67466

The
Memory
Interface
Data Book
for
Design Engineers

1977



TEXAS INSTRUMENTS
INCORPORATED

IMPORTANT NOTICES

Texas Instruments reserves the right to make changes at any time in
order to improve design and to supply the best product possible.

TI cannot assume any responsibility for any circuits shown or
represent that they are free from patent infringement.

Information contained herein supersedes previously published data
on Memory Interface Circuits, including data book CC-415.

Copyright © 1977
Texas Instruments Incorporated

General Information

TABLE OF CONTENTS

	PAGE
Alphanumeric Index	8
Interchangeability Guide	9
Thermal Information	19
Ordering Instructions and Mechanical Data	25
Sense Amplifier Selection Guide	32
Sense Amplifier Data Sheets	
SN5520, SN7520 Dual-Channel Sense Amplifiers with Complementary Outputs	33
SN5522, SN7522 Dual-Channel Sense Amplifiers with Open-Collector Outputs	33
SN5524, SN7524 Dual Sense Amplifiers	33
SN5528, SN7528 Dual Sense Amplifiers with Preamplifier Test Points	33
SN55232, SN75232 Dual Sense Amplifiers with Open-Collector Outputs	33
SN55234, SN75234 Dual Sense Amplifiers	33
SN55238, SN75238 Dual Sense Amplifiers with Preamplifier Test Points	33
SN75207, SN75207B Dual Sense Amplifier for MOS Memories	83
SN75208, SN75208B Dual Sense Amplifier for MOS Memories	83
SN75270 7-Unit MOS-to-TTL Converter Array	89
MOS Driver Selection Guide	94
MOS Driver Data Sheets	
SN55180, SN75180 Dual NAND TTL-to-MOS Level Converters	97
SN75320 Dual ECL-to-MOS Driver	100
SN75321 Dual ECL-to-MOS Driver	100
SN75322 Dual Positive-AND TTL-to-MOS Driver	105
SN75350 Dual NAND TTL-to-MOS Driver	109
SN75355 Quadruple NAND TTL-to-MOS Driver	113
SN75357* Quadruple TTL-to-MOS Driver with 3-State Outputs	117
SN75361A Dual NAND TTL-to-MOS Driver	118
SN75363 Dual Positive-AND TTL-to-MOS Driver	127
SN75364 Dual MOS Driver	131
SN75365 Quadruple NAND TTL-to-MOS Driver	136
SN75366 Quadruple NAND TTL-to-MOS Driver	145
SN75367 Quadruple TTL-to-MOS Driver with 3-State Outputs	151
SN75368 Dual ECL-to-MOS Driver	155
SN75369 Dual MOS Driver	163
SN75370 Dual-Channel Interface to MOS Memories	169
SN75375* Quadruple TTL-to-MOS Driver	187
Memory Driver Selection Guide	190
Memory Driver Data Sheets	
SN75324 Memory Core Driver with Decode Inputs	191
SN55325, SN75325 Memory Core Drivers	198
SN55326, SN75326 Memory Core Drivers	213
SN55327, SN75327 Memory Core Drivers	213
SN75328 Quadruple Memory Switch	219
SN75330 Quadruple Memory Switch	219
Selection Guide for Other Interface Circuits	224

*Future product, to be announced

ALPHANUMERIC INDEX

	PAGE
SN5520	33
SN5522	33
SN5524	33
SN5528	33
SN55180	97
	83
	83
SN55232	33
SN55234	33
SN55238	33
	89
	100
	100
	105
	191
SN55325	198
SN55326	213
SN55327	213
	219
	219
	109
	113
SN75357*	117
SN75361A	118
SN75363	127
SN75364	131
SN75365	136
SN75366	145
SN75367	151
SN75368	155
SN75369	163
SN75370	169
SN75375*	187

*Future product, to be announced

INTERFACE CIRCUITS INTERCHANGEABILITY GUIDE (MANUFACTURERS ARRANGED ALPHABETICALLY)

Direct replacements were based on similarity of electrical and mechanical characteristics as shown in currently published data. Interchangeability in particular applications is not guaranteed. Before using a device as a substitute, the user should compare the specifications of the substitute device with the specifications of the original.

Texas Instruments makes no warranty as to the information furnished and buyer assumes all risk in the use thereof. No liability is assumed for damages resulting from the use of the information contained in this list.

ADVANCED MICRO DEVICES

EXAMPLE OF NOMENCLATURE

1

AM Prefix	75325 Device Type	N
Package Type		
		N = Plastic DIP (second source designation for TI Plastic DIP)
		P = Plastic DIP
		J = Ceramic DIP (second source designation for TI Ceramic DIP)
		D = Ceramic DIP

AMD	TI DIRECT REPLACEMENT	TI CLOSEST REPLACEMENT	AMD	TI DIRECT REPLACEMENT	TI CLOSEST REPLACEMENT
AM0026C		SN75369		AM9614C	SN75114
AM1488	SN75188			AM9614M	SN55114
AM1489	SN75189			AM9615C	SN75115
AM1489A	SN75189A			AM9615M	SN55115
AM26S10C	AM26S10C			AM55107B	SN55107B
AM26S10M	AM26S10M			AM55108B	SN55108B
AM26S11C	AM26S11C			AM55109	SN55109A
AM26S11M	AM26S11M			AM55110	SN55110A
AM5520	SN5520			AM55234	SN55234
AM5521	SN5520			AM55235	SN55234
AM5524	SN5524			AM55238	SN55238
AM5525	SN5524			AM55239	SN55238
AM7520	SN7520			AM55325	SN55325
AM7521	SN7520			AM75107B	SN75107B
AM7524	SN7524			AM75108B	SN75108B
AM7525	SN7524			AM75109	SN75109A
AM7820A	SN55182			AM75110	SN75110A
AM7830	SN55183			AM75207	SN75207
AM7831	DS7831			AM75208	SN75208
AM7832	DS7832			AM75234	SN75234
AM8820A	SN75182			AM75235	SN75234
AM8830	SN75183			AM75238	SN75238
AM8831	DS8831			AM75239	SN75238
AM8832	DS8832			AM75325	SN75325
AM8T26A		SN75136			

FAIRCHILD

EXAMPLE OF NOMENCLATURE

75450B Device Type	D Package Type D = Ceramic DIP P = Plastic DIP R = Ceramic Mini DIP T = Plastic Mini DIP H = Metal Can F = Flat Package	C Temperature Range C = Commercial 0°C to 70°C or 75°C M = Military -55°C to 125°C
------------------------------	---	--

FAIRCHILD	TI DIRECT REPLACEMENT	TI CLOSEST REPLACEMENT	FAIRCHILD	TI DIRECT REPLACEMENT	TI CLOSEST REPLACEMENT
μA8T13M	SN55121		9627C		SN75152
μA8T13C	SN75121		9634C		SN75159
μA8T14M	SN55122		9636C	uA9636C*	
μA8T14C	SN75122		9636M	uA9636M*	
μA8T23C	SN75123		9637C	uA9637C*	SN75157*
μA8T24C	SN75124		9637M	uA9637M*	SN55157*
μA1488C	SN75188		9638C	uA9638C*	SN75158
μA1489C	SN75189		9638M	uA9638M*	SN55158
$\mu\text{A1489AC}$	SN75189A		9640C	AM26S10C	
5524M	SN5524		9640M	AM26S10M	
5525M	SN5524		9641C	AM26S11C	
5528M	SN5528		9641M	AM26S11M	
5529M	SN5528		9643		$\left\{ \begin{array}{l} \text{SN75322} \\ \text{SN75363} \\ \text{SN75361A} \end{array} \right.$
5534M		SN55232	9644C		
5535M		SN55232	9664C		
5538M		SN55238	9665AC		
5539M		SN55238	9665C	ULN2001A	
7524C	SN7524		9666AC	SN75467	
7525C	SN7524		9666C	ULN2002A	
7528C	SN7528		9667AC	SN75468	
7529C	SN7528		9667C	ULN2003A	
7534C		SN75232	9668AC	SN75469	
7535C		SN75232	9668C	ULN2004A	
7538C		SN75238	55107AM	SN55107A	
7539C		SN75238	55107BM	SN55107B	
9612C		SN75158	55108AM	SN55108A	
9614M	SN55114		55108BM	SN55108B	
9614C	SN75114		55109M	SN55109A	
9615M	SN55115		55110M	SN55110A	
9615C	SN75115		55121M	SN55121	
9616C		$\left\{ \begin{array}{l} \text{SN75188} \\ \text{SN75150} \\ \text{SN75152} \end{array} \right.$	55122M	SN55122	
9617C		$\left\{ \begin{array}{l} \text{SN75152} \\ \text{SN75154} \\ \text{SN75189} \\ \text{SN75189A} \end{array} \right.$	55224M		SN55234
		$\left\{ \begin{array}{l} \text{SN75154} \\ \text{SN75189} \\ \text{SN75189A} \end{array} \right.$	55225M		SN55234
9626C		SN75136	55232M	SN55232	
			55233M	SN55232	

*Future product

FAIRCHILD	TI DIRECT REPLACEMENT	TI CLOSEST REPLACEMENT	FAIRCHILD	TI DIRECT REPLACEMENT	TI CLOSEST REPLACEMENT
55234M	SN55234		75208C	SN75208	
55235M	SN55234		75224C		SN75234
55238M	SN55238		75225C		SN75234
55239M	SN55238		75232C	SN75232	
55325M	SN55325		75233C	SN75232	
55326M	SN55326		75234C	SN75234	
55327M	SN55327		75235C	SN75234	
55450AM	SN55450B		75238C	SN75238	
55450BM	SN55450B		75239C	SN75238	
55451AM	SN55451B		75325C	SN75325	
55451BM	SN55451B		75326C	SN75326	
55452AM	SN55452B		75327C	SN75327	
55452BM	SN55452B		75430C	SN75430	
55453AM	SN55453B		75431C	SN75431	
55453BM	SN55453B		75432C	SN75432	
55454AM	SN55454B		75433C	SN75433	
55454BM	SN55454B		75434C	SN75434	
55460M	SN55460		75450AC	SN75450B	
55461M	SN55461		75450BC	SN75450B	
55462M	SN55462		75451AC	SN75451B	
55463M	SN55463		75451BC	SN75451B	
55464M	SN55464		75452AC	SN75452B	
55470M	SN55470		75452BC	SN75452B	
55471M	SN55471		75453AC	SN75453B	
55472M	SN55472		75453BC	SN75453B	
55473M	SN55473		75454AC	SN75454B	
55474M	SN55474		75454BC	SN75454B	
75107AC	SN75107A		75460C	SN75460	
75107BC	SN75107B		75461C	SN75461	
75108AC	SN75108A		75462C	SN75462	
75108BC	SN75108B		75463C	SN75463	
75109C	SN75109A		75464C	SN75464	
75110C	SN75110A		75470C	SN75470	
75112C	SN75112		75471C	SN75471	
75121C	SN75121		75472C	SN75472	
75122C	SN75122		75473C	SN75473	
75123C	SN75123		75474C	SN75474	
75124C	SN75124		75491C	SN75491	
75150C	SN75150		75491AC		SN75491
75154C	SN75154		75492C	SN75492	
75207C	SN75207		75492AC		SN75492

ITT


EXAMPLE OF NOMENCLATURE

ITT Prefix	75450 Device Type	-5 Temperature Range -1 = -55°C to 125°C -5 = 0°C to 70°C	D Package D = Ceramic DIP N = Plastic DIP
----------------------	-----------------------------	---	---

1	TI DIRECT REPLACEMENT	TI CLOSEST REPLACEMENT	TI DIRECT REPLACEMENT	TI CLOSEST REPLACEMENT
ITT491	SN75491		ITT55235	SN55234
ITT492	SN75492		ITT55324	SN55324
ITT493	SN75493		ITT55325	SN55325
ITT494	SN75494		ITT55450	SN55450B
ITT1488	SN75188		ITT55451	SN55451B
ITT1489	SN75189		ITT55452	SN55452B
ITT1489A	SN75189A		ITT55453	SN55453B
ITT5520	SN5520		ITT55454	SN55454B
ITT5521	SN5520		ITT55460	SN55460
ITT5522	SN5522		ITT55461	SN55461
ITT5523	SN5522		ITT55462	SN55462
ITT5524	SN5524		ITT55463	SN55463
ITT5525	SN5524		ITT55464	SN55464
ITT5528	SN5528		ITT75107A	SN75107A
ITT5529	SN5528		ITT75107B	SN75107B
ITT5534		SN55232	ITT75108A	SN75108A
ITT5535		SN55232	ITT75108B	SN75108B
ITT7520	SN7520		ITT75109	SN75109A
ITT7521	SN7520		ITT75110	SN75110A
ITT7522	SN7522		ITT75138	SN75138
ITT7523	SN7522		ITT75207	SN75207
ITT7524	SN7524		ITT75208	SN75208
ITT7525	SN7524		ITT75234	SN75234
ITT7528	SN7528		ITT75235	SN75234
ITT7529	SN7528		ITT75322	SN75322
ITT7534		SN75232	ITT75324	SN75324
ITT7535		SN75232	ITT75325	SN75325
ITT9614	SN75114		ITT75450	SN75450B
ITT9615	SN75115		ITT75451	SN75451B
ITT55107A	SN55107A		ITT75452	SN75452B
ITT55107B	SN55107B		ITT75453	SN75453B
ITT55108A	SN55108A		ITT75454	SN75454B
ITT55108B	SN55108B		ITT75460	SN75460
ITT55109	SN55109A		ITT75461	SN75461
ITT55110	SN55110A		ITT75462	SN75462
ITT55138	SN55138		ITT75463	SN75463
ITT55234	SN55234		ITT75464	SN75464

MOTOROLA

EXAMPLE OF NOMENCLATURE



MOTOROLA	TI DIRECT REPLACEMENT	TI CLOSEST REPLACEMENT	MOTOROLA	TI DIRECT REPLACEMENT	TI CLOSEST REPLACEMENT
MMH0026C		SN75369	MC7528	SN7528	
MC8T13	SN75121		MC7529	SN7528	
MC8T14	SN75122		MC7534		SN75232
MC8T23	SN75123		MC7535		SN75232
MC8T24	SN75124		MC7538		SN75238
MC8T26		SN75136	MC7539		SN75238
MC1411	ULN2001A		MC55107	SN55107A	
MC1412	ULN2002A		MC55108	SN55108A	
MC1413	ULN2003A		MC55325	SN55325	
MC1416	ULN2004A		MC75107	SN75107A	
MC1488	SN75188		MC75108	SN75108A	
MC1489	SN75189		MC75109	SN75109A	
MC1489A	SN75189A		MC75110	SN75110A	
MC3443		SN75138	MC75140	SN75140	
MC3446	MC3446		MC75325	SN75325	
MC3453		SN75110A	MC75358	SN75368	
MC5522	SN5522		MC75365	SN75365	
MC5523	SN5522		MC75368	SN75368	
MC5524	SN5524		MC75450	SN75450B	
MC5525	SN5524		MC75451	SN75451B	
MC5528	SN5528		MC75452	SN75452B	
MC5529	SN5528		MC75453	SN75453B	
MC5534		SN55232	MC75454	SN75454B	
MC5535		SN55232	MC75460	SN75460	
MC5538		SN55238	MC75461	SN75461	
MC5539		SN55238	MC75462	SN75462	
MC7522	SN7522		MC75463	SN75463	
MC7523	SN7522		MC75464	SN75464	
MC7524	SN7524		MC75491	SN75491	
MC7525	SN7524		MC75492	SN75492	

NATIONAL

EXAMPLE OF NOMENCLATURE

DS Prefix	75325 Device Type	N Package
		N = Plastic DIP
		J = Ceramic DIP
		W = Flat Package
		H = Metal Can

NATIONAL	TI DIRECT REPLACEMENT	TI CLOSEST REPLACEMENT
DS0026C		SN75369
DS1488	SN75188	
DS1489	SN75189	
DS1489A	SN75189A	
DS1611		SN55471
DS1612		SN55472
DS1613		SN55473
DS1614		SN55474
DS3611		SN75471
DS3612		SN75472
DS3613		SN75473
DS3614		SN75474
DS3629		SN75324
DS5520	SN5520	
DS5520A		SN5520
DS5521	SN5520	
DS5522	SN5522	
DS5522A		SN5522
DS5523	SN5522	
DS5524	SN5524	
DS5524A		SN5524
DS5525	SN5524	
DS5528	SN5528	
DS5528A		SN5528
DS5529	SN5528	
DS5534		SN55232
DS5534A		SN55232
DS5535		SN55232
DS5538		SN55238
DS5538A		SN55238
DS5539		SN55238
DS7520	SN7520	
DS7520A		SN7520
DS7521	SN7520	
DS7522	SN7522	
DS7522A		SN7522
DS7523	SN7522	
DS7524	SN7524	

NATIONAL	TI DIRECT REPLACEMENT	TI CLOSEST REPLACEMENT
DS7524A		SN7524
DS7525		SN7524
DS7528		SN7528
DS7528A		SN7528
DS7529		SN7528
DS7534		SN75232
DS7534A		SN75232
DS7535		SN75238
DS7538		SN75238
DS7538A		SN75238
DS7539		SN75238
DS7800		SN55180
DS7820		SN55182
DS7820A		SN55182
DS7830		SN55183
DS7831		DS7831
DS7832		DS7832
DS8800		SN75180
DS8820		SN75182
DS8820A		SN75182
DS8830		SN75183
DS8831		DS8831
DS8832		DS8832
DS8880		SN75480
DS55107		SN55107B
DS55108		SN55108B
DS55109		SN55109A
DS55110		SN55110A
DS55121		SN55121
DS55122		SN55122
DS55325		SN55325
DS55450		SN55450B
DS55451		SN55451B
DS55452		SN55452B
DS55453		SN55453B
DS55454		SN55454B
DS55460		SN55460
DS55461		SN55461

NATIONAL	TI DIRECT REPLACEMENT	TI CLOSEST REPLACEMENT
DS55462	SN55462	
DS55463	SN55463	
DS55464	SN55464	
DS75107	SN75107B	
DS75108	SN75108B	
DS75109	SN75109A	
DS75110	SN75110A	
DS75121	SN75121	
DS75122	SN75122	
DS75123	SN75123	
DS75124	SN75124	
DS75150	SN75150	
DS75154	SN75154	
DS75207	SN75207B	
DS75208	SN75208B	
DS75322	SN75322	
DS75324	SN75324	
DS75325	SN75325	
DS75361	SN75361A	

NATIONAL	TI DIRECT REPLACEMENT	TI CLOSEST REPLACEMENT
DS75362		SN75365
DS75364	SN75364	
DS75365	SN75365	
DS75450	SN75450B	
DS75451	SN75451B	
DS75452	SN75452B	
DS75453	SN75453B	
DS75454	SN75454B	
DS75460	SN75460	
DS75461	SN75461	
DS75462	SN75462	
DS75463	SN75463	
DS75464	SN75464	
DS75491	SN75491	
DS75492	SN75492	
DS75493	SN75493	
DS75494	SN75494	
DS78LS20		SN55182
DS88LS20		SN75182

SIGNETICS

EXAMPLE OF NOMENCLATURE

75454B
Device Type

V

Packaging
A = 14 pin Plastic DIP
FH = 14 pin Ceramic DIP
V = 8 pin Plastic DIP
T = 8 pin Metal Can
B = 16 pin Plastic DIP
FJ = 16 pin Ceramic DIP

SIGNETICS	TI DIRECT REPLACEMENT	TI CLOSEST REPLACEMENT
N8T13	SN75121	
N8T14	SN75122	
N8T15		SN75150
N8T16		SN75152
N8T23	SN75123	
N8T24	SN75124	
N8T26		SN75136
N8T26A		SN75136
S8T13	SN55121	
S8T14	SN55122	
DM7820	SN55182	
DM7830	SN55183	
DM8820	SN75182	
DM8830	SN75183	

SIGNETICS	TI DIRECT REPLACEMENT	TI CLOSEST REPLACEMENT
DM8880		SN75480
MC1488		SN75188
MC1489		SN75189
MC1489A		SN75189A
3207A		SN75365
3207A-1		SN75365
7520	SN7520	
7521	SN7520	
7522	SN7522	
7523	SN7522	
7524	SN7524	
7525	SN7524	
55325	SN55325	
55450B	SN55450B	

SINETICS	TI DIRECT REPLACEMENT	TI CLOSEST REPLACEMENT	SINETICS	TI DIRECT REPLACEMENT	TI CLOSEST REPLACEMENT
55451B	SN55451B		75324	SN75324	
55452B	SN55452B		75325	SN75325	
55453B	SN55453B		75361A	SN75361A	
55454B	SN55454B		75450B	SN75450B	
75S107		SN75107A	75451B	SN75451B	
75S108		SN75108A	75452B	SN75452B	
75S207		SN75207	75453B	SN75453B	
75S208		SN75208	75454B	SN75454B	

Thermal Information






MEMORY INTERFACE CIRCUITS

THERMAL INFORMATION

THERMAL RESISTANCE

PACKAGE	PINS	JUNCTION-TO-CASE THERMAL RESISTANCE $R_{\theta JC}$ ($^{\circ}\text{C/W}$)	JUNCTION-TO-AMBIENT THERMAL RESISTANCE $R_{\theta JA}$ ($^{\circ}\text{C/W}$)
J ceramic dual-in-line (glass-mounted chips)	14 thru 20	60	122
J ceramic dual-in-line [†] (alloy-mounted chips)	14 thru 20	29 [†]	91 [†]
JG ceramic dual-in-line (glass-mounted chips)	8	58	151
JG ceramic dual-in-line [†] (alloy-mounted chips)	8	26 [†]	119 [†]
L plug-in	10	51	195
N plastic dual-in-line	14 thru 20	44	108
P plastic dual-in-line	8	45	125


[†] In addition to those products so designated on their data sheets, all devices having a type number prefix of "SNC" or "SNM", or a suffix of "/883" have alloy-mounted chips.



MEMORY INTERFACE CIRCUITS THERMAL INFORMATION

CERAMIC DUAL-IN-LINE PACKAGES

These curves are for use with the continuous dissipation ratings specified on the individual data sheets. Those ratings apply up to the temperature at which the rated level intersects the appropriate derating curve or the maximum operating free-air temperature.




[†]In addition to those products so designated on their data sheets, all devices having a type number prefix of "SNC" or "SNM", or a suffix of "/883" have alloy-mounted chips.

MEMORY INTERFACE CIRCUITS THERMAL INFORMATION

AXIAL-LEAD PACKAGES

These curves are for use with the continuous dissipation ratings specified on the individual data sheets. Those ratings apply up to the temperature at which the rated level intersects the appropriate derating curve or the maximum operating free-air temperature.

DISSIPATION DERATING CURVE




^tThis rating for the L package requires a heat sink that provides a thermal resistance from case to free-air, $R_{\theta CA}$, of not more than $105^{\circ}\text{C}/\text{W}$.

MEMORY INTERFACE CIRCUITS THERMAL INFORMATION

PLASTIC DUAL-IN-LINE PACKAGES

These curves are for use with the continuous dissipation ratings specified on the individual data sheets. Those ratings apply up to the temperature at which the rated level intersects the appropriate derating curve or the maximum operating free-air temperature.



Ordering Instructions and Mechanical Data


3

MEMORY INTERFACE CIRCUITS ORDERING INSTRUCTIONS AND MECHANICAL DATA

ORDERING INSTRUCTIONS

Electrical characteristics presented in this data book apply for the circuit type(s) listed in the page heading, unless otherwise noted, regardless of package. The availability of a circuit function in a particular package is indicated by an alphabetical reference above the pin-connection diagram(s). These alphabetical references refer to mechanical outline drawings shown in this section.

Factory orders for circuits described in this data book should include a four-part type number as explained in the following example.



PACKAGES	SOLDER-DIPPED LEADS	ORDER DASH NO.
J, JG L, N, P	NO	00
J, JG L, N, P	YES	10

Circuits are shipped in one of the carriers shown below. Unless a specific method of shipment is specified by the customer (with possible additional costs), circuits will be shipped in the most practical carrier.


- Slide Magazines
- A-Channel Plastic Tubing
- Barnes Carrier
- Sectioned Cardboard Box
- Individual Plastic Box

MEMORY INTERFACE CIRCUITS

ORDERING INSTRUCTIONS AND MECHANICAL DATA

J ceramic dual-in-line packages


These hermetically sealed dual-in-line packages consist of a ceramic base, ceramic cap, and a 14-, 16-, or 20-lead frame. Hermetic sealing is accomplished with glass. The packages are intended for insertion in mounting-hole rows on 0.300 (7.62) centers (see Note a). Once the leads are compressed and inserted, sufficient tension is provided to secure the package in the board during soldering. Tin-plated ("bright-dipped") leads (-00) require no additional cleaning or processing when used in soldered assembly.



MEMORY INTERFACE CIRCUITS

ORDERING INSTRUCTIONS AND MECHANICAL DATA


J ceramic dual-in-line packages (continued)



JG ceramic dual-in-line package

3

This hermetically sealed dual-in-line package consists of a ceramic base, ceramic cap, and 8-lead frame. The package is intended for insertion in mounting-hole rows on 0.300 (7.62) centers (see Note a). Once the leads are compressed and inserted, sufficient tension is provided to secure the package in the board during soldering. Tin-plated ("bright-dipped") leads require no additional cleaning or processing when used in soldered assembly.




NOTES: a. All dimensions are in inches and parenthetically in millimeters. Inch dimensions govern.
 b. Each pin centerline is located within 0.010 (0.26) of its true longitudinal position.

MEMORY INTERFACE CIRCUITS ORDERING INSTRUCTIONS AND MECHANICAL DATA

L plug-in package

This hermetically sealed, plug-in package consists of a welded metal base and cap with individual leads secured by an insulating glass sealant. The gold-plated leads (-00) require no additional cleaning or processing when used in soldered assembly.




NOTES: a. All dimensions are in inches and parenthetically in millimeters. Inch dimensions govern.
b. Each lead is located within 0.007 (0.18) of its true position at maximum material condition.

3

N plastic dual-in-line packages

These dual-in-line packages consist of a circuit mounted on a 14-, 16-, or 20-lead frame and encapsulated within an electrically nonconductive plastic compound. The compound will withstand soldering temperature with no deformation and circuit performance characteristics remain stable when operated in high-humidity conditions. The packages are intended for insertion in mounting-hole rows on 0.300 (7.62) centers (see Note a). Once the leads are compressed and inserted, sufficient tension is provided to secure the package in the board during soldering. Leads require no additional cleaning or processing when used in soldered assembly.





NOTES: a. All dimensions are in inches and parenthetically in millimeters. Inch dimensions govern.
b. Each pin centerline is located within 0.010 (0.26) of its true longitudinal position.

MEMORY INTERFACE CIRCUITS ORDERING INSTRUCTIONS AND MECHANICAL DATA



N dual-in-line plastic packages (continued)

16-PIN N PLASTIC



3

20-PIN N PLASTIC




NOTES:

- All dimensions are in inches and parenthetically in millimeters. Inch dimensions govern.
- Each pin centerline is located within 0.010 (0.26) of its true longitudinal position.

MEMORY INTERFACE CIRCUITS ORDERING INSTRUCTIONS AND MECHANICAL DATA

P dual-in-line plastic package

This dual-in-line package consists of a circuit mounted on an 8-lead frame and encapsulated in an electrically, nonconductive plastic compound. The compound will withstand soldering temperature with no deformation and circuit performance characteristics remain stable when operated under high-humidity conditions. This package is intended for insertion in mounting hole rows on 0.300 (7,62) centers (see Note a). Once the leads are compressed and inserted, sufficient tension is provided to secure the package in the board during soldering. Silver-plated leads require no additional cleaning or processing when used in soldered assembly.



- NOTES: a. All dimensions are in inches and parenthetically in millimeters. Inch dimensions govern.
b. Each pin centerline is within 0.005 (0.127) radius of true position at the gauge plane with maximum material condition and unit installed.

Sense Amplifiers

4

SENSE AMPLIFIER SELECTION GUIDE

TEXAS INSTRUMENTS
INCORPORATED
POST OFFICE BOX 5012 • DALLAS, TEXAS 75222

SENSE AMPLIFIERS

DESCRIPTION	THRESHOLD SENSITIVITY	COMMON-MODE RANGE	TYPE [†] OF OUTPUT	t _{PD} [‡] TYPICAL	DEVICE TYPE FOR TEMPERATURE RANGE		PACKAGE TYPE	UNITS PER PACKAGE	ADDITIONAL FEATURES	PAGE NO.
					-55°C to 125°C	0°C to 70°C				
CORE-MEMORY SENSE AMPLIFIERS	± 4 mV	± 2.5 V	R	35 ns	SN5520	SN7520	J J,N	1	<ul style="list-style-type: none"> Provides memory data register Complementary outputs 	33
			O-C or R	30 ns	SN5522	SN7522	J J,N	1	<ul style="list-style-type: none"> Dual input channels Single-ended output 	
			R	25 ns	SN5524	SN7524	J J,N	2	<ul style="list-style-type: none"> Independent strobes 	
			R	25 ns	SN5528	SN7528	J J,N	2	<ul style="list-style-type: none"> Independent strobes Test points for strobe timing adjustment 	
			O-C	25 ns	SN55232	SN75232	J J,N	2	<ul style="list-style-type: none"> Independent strobes Internally compensated reference amplifier 	
			R	25 ns	SN55234	SN75234	J J,N	2	<ul style="list-style-type: none"> Independent strobes Internally compensated reference amplifier 	
			R	25 ns	SN55238	SN75238	J J,N	2	<ul style="list-style-type: none"> Independent strobes Internally compensated reference amplifier Test points for strobe timing adjustment 	
	± 3 mV	± 1.5 V	T-P	28 ns	SN55236	SN75236	W W	2	<ul style="list-style-type: none"> Built in data buffer and data register Reference amplifier inherently stable 	See Note 1
MOS-TO-TTL CONVERTER ARRAY	500 μ A		T-P	30 ns		SN75270	J,N	7	<ul style="list-style-type: none"> 7 single-ended noninverting drivers per package Single 5-V supply 	89
MOS-MEMORY SENSE AMPLIFIERS	± 25 mV	± 3 V	T-P	17 ns	SN55107A	SN75107A	J J,N	2	<ul style="list-style-type: none"> Independent strobes 	See Note 2
	± 25 mV	± 3 V	O-C	19 ns	SN55108A	SN75108A	J J,N	2	<ul style="list-style-type: none"> Independent strobes 	
	± 10 mV	± 3 V	T-P	17 ns		SN75207	J,N	2	<ul style="list-style-type: none"> Independent strobes 	83
TMS 4062 I/O INTERFACE			O-C	19 ns		SN75208	J,N	2	<ul style="list-style-type: none"> Combined driver and sense amplifier Read enable and write enable controls 	169

[†]T-P ≡ Totem Pole, O-C ≡ Open Collector, R ≡ Resistor Pull-Up

[‡]t_{PD} = Propagation Delay Time

NOTES: 1. For additional information, contact your nearest TI field sales office.

2. For data sheet, see page 41 of "The Line Driver and Line Receiver Data Book for Design Engineers," LCC4290.

INTERFACE CIRCUITS

SERIES 5520/7520 SENSE AMPLIFIERS

BULLETIN NO. DL-S 7711279, AUGUST 1973—REVISED APRIL 1977

HIGH-SPEED SENSE AMPLIFIERS FOR CONVERSION OF COINCIDENT-CURRENT MEMORY READOUT TO SATURATED DIGITAL-LOGIC LEVELS

performance features

- High Speed and Fast Recovery Time
- Time and Amplitude Signal Discrimination
- Adjustable Input Threshold Voltage Levels
- Narrow Region of Threshold Voltage Uncertainty
- Multiple Differential-Input Preamplifiers
- High D-C Noise Margin . . . Typically One Volt
- Good Fan-Out Capability

ease-of-design features

- Choice of Output Circuit Function
- TTL or DTL Drive Capability
- Standard Logic Supply Voltages
- Plug-in Configuration Ideal for Flow-Soldering Techniques
- Pins on 100-mil Grid Spacings for Industrial-Type Circuit Boards

description

Series 5520/7520 monolithic sense amplifiers are designed for use with high-speed memory systems. These sense amplifiers detect bipolar differential-input signals from the memory and provide the interface circuitry between the memory and the logic section. Low-level pulses originating in the memory are transformed into logic levels compatible with standard transistor-transistor-logic (TTL) and diode-transistor-logic (DTL) circuits.

These sense amplifiers feature multiple differential-input preamplifiers and versatile gating and output circuits, permitting a significant reduction in the circuitry required to accomplish the sensing function. A unique circuit design provides inherent stability of the input threshold level over a wide range of power-supply voltage levels and temperature ranges. Independent strobing of each of the dual sense-input channels ensures maximum versatility and permits detection to occur when the signal-to-noise ratio is at a maximum. The gate and strobe inputs and the outputs are compatible with standard TTL and DTL digital logic circuits.

The SN5520 and SN7520 circuits may be used to perform the functions of a flip-flop or register that responds to the sense and strobe input conditions.

The SN5522 and SN7522 circuits feature a high-fan-out, single-ended, open-collector output stage. In addition, they may be used to expand the inputs to an SN5520 or SN7520 circuit, or to perform the wired-AND function.

The SN5524 and SN7524 circuits provide for independent, dual-channel sensing with separate outputs. SN55234 and SN75234 are similar but have inverted outputs and internal compensation. SN55232 and SN75232 are identical to the SN55234 and SN75234, respectively, except that their output gates each feature an open-collector output.

The SN5528 and SN7528 circuits are identical to the SN5524 and SN7524, respectively, except that the output of each preamplifier is available as a test point. SN55238 and SN75238 are similar to SN5528 and SN7528, respectively, but have inverted outputs and internal compensation.

Series 5520 sense amplifiers are available in the J ceramic dual-in-line package and are characterized for operation over the full military temperature range of -55°C to 125°C . Series 7520 sense amplifiers are available in both the J (ceramic) and N (plastic) dual-in-line packages and are characterized for operation from 0°C to 70°C .

CONTENTS	PAGE
Design Characteristics, Circuit Operation, and Other General Information	34
Maximum Ratings and Recommended Operating Conditions	37
Definitive Specifications:	
Types SN5520, SN7520	38
Types SN5522, SN7522	40
Types SN5524, SN7524	42
Types SN5528, SN7528	44
Types SN55232, SN75232	46
Types SN55234, SN75234	48
Types SN55238, SN75238	50
D-C Test Circuits	52
Switching Time Test Circuits and Voltage Waveforms	67
Typical Characteristics	76
Application Data	79

SERIES 5520/7520 SENSE AMPLIFIERS

design characteristics

Series 5520/7520 sense amplifiers are completely d-c coupled. Previous designs have resulted in circuits in which the threshold level could not be closely controlled because they were highly sensitive to changes in the d-c levels throughout the amplifier. This was due primarily to the required tolerances on the absolute value of resistors and the resistor temperature coefficients. The "matched-amplifier" design of Series 5520/7520 circuits depends on resistor ratios rather than absolute values. In this design, excellent stability of the threshold level can be maintained despite component variations and changes in bias levels. The capability of multiple-input amplifiers increases the versatility of the design.

The basic circuit is used to implement several sense-amplifier designs. Additional logic circuitry is added to the strobe-gate output to provide versatile sensing functions. The outputs of two or more input amplifiers can be combined to implement multiple-input amplifiers, a function not previously available in integrated form. The d-c coupled design eliminates many of the problems associated with overload recovery time and threshold shift (with high input repetition rates) usually encountered in sense amplifier designs that use reactive coupling components.

circuit operation

The basic Series 5520/7520 sense amplifier strobe and threshold circuit is shown in Figure A. The design uses a "matched-amplifier" concept that takes advantage of the inherent excellent component matching and thermal tracking characteristics of monolithic integrated circuits. A reference amplifier is used to generate the collector reference voltage that is distributed to the input amplifiers. Application of an external reference voltage, V_{ref} , establishes the input-amplifier threshold voltage level, V_T . The design is such that there is 1:1 correspondence between the applied reference voltage, V_{ref} , and the nominal threshold voltage level, V_T . The reference and input amplifiers use identical circuit configurations; therefore, changes in bias levels introduced into the input amplifier through changes in temperature or power-supply voltage levels are compensated by similar changes in the reference amplifier.

The collector reference voltage, supplied by the reference amplifier, can be used to control the threshold-voltage level of more than one input amplifier, thereby establishing equal threshold levels to all of the input sense channels simultaneously.




FIGURE A—BASIC SERIES 5520/7520 SENSE-AMPLIFIER CIRCUIT

SERIES 5520/7520 SENSE AMPLIFIERS

circuit operation (continued)

The second stage of the input amplifier is a TTL gate. This gate provides the threshold action for the input sense channel and provides a convenient point in the circuit to accomplish the strobe function. The differential-input sense signal switches the output of the TTL gate only when the strobe input voltage is higher than the logic input threshold voltage. The strobe input, therefore, provides the sense amplifier with the capability of time discrimination, allowing the input signal to be detected when the signal-to-noise ratio is at a maximum.

The logic inputs (i.e., gate and strobe) of Series 5520/7520 sense amplifiers are designed to be compatible with Series 54/74 TTL digital integrated circuits. The multiple-emitter transistors are utilized to provide inherent switching-time advantages over other saturated-logic schemes. The same noise margin and logic threshold voltage as guaranteed for Series 54/74 are assured for each of the gate and strobe inputs. This is accomplished by testing each logic input under standard Series 54/74 test conditions, i.e., 2 volts for high-level input condition and 0.8 volt for low-level input conditions. Since the guaranteed minimum high-level output voltage is 2.4 volts and the guaranteed maximum low-level output voltage is 0.4 volt, a minimum noise margin of 0.4 volt is assured at each input.

SN5520/SN7520 circuit

This circuit is a dual-channel sense amplifier with the preamplifiers connected to a common output stage and a complementary output stage. The output circuit is composed of two cascaded NAND gates, each with external gate inputs. External connection of the Z output and the G_Y input results in a flip-flop




FIGURE B
SN5520/SN7520 LOGIC DIAGRAM

$$\begin{aligned} \text{logic: } Y &= \bar{G}_Y + A \cdot S_A + B \cdot S_B \\ Z &= \bar{G}_Z + \bar{Y} \\ Z &= \bar{G}_Z + G_Y (\bar{A} + \bar{S}_A) (\bar{B} + \bar{S}_B) \end{aligned}$$

or register that is set by signals at the differential-input terminals. Reset of the register is performed at the G_Z input. Capacitive coupling from output Z to G_Y results in output pulse stretching. With either connection, complementary output levels are available. The gate and strobe inputs and the outputs are compatible with standard TTL logic. The input function of SN5520/SN7520 can be expanded by connecting the Y output of SN5522/SN7522 to the G_Y input of the circuit being expanded.

SN5522/SN7522 circuit

This circuit is a dual-channel sense amplifier with the preamplifiers connected to a common output stage. The output circuit features an open-collector output that permits two or more of these outputs to be connected in the wire-AND configuration. Each package includes a load resistor that may be used as the output pull-up resistor. High sink-current capability is a feature of this design, and a separate ground terminal is used for the output circuitry. These devices can also be used as input expanders for the SN5520/SN7520 circuit.




FIGURE C
SN5522/SN7522 LOGIC DIAGRAM

$$\text{logic: } Y = G (\bar{A} + \bar{S}_A) (\bar{B} + \bar{S}_B)$$

SN5524/SN7524 circuit

This circuit features two completely independent sense amplifiers in a single package. Each amplifier features high fan-out capability.




FIGURE D
SN5524/SN7524 LOGIC DIAGRAM
SN55232/SN75232 SAME EXCEPT INVERTED OPEN-COLLECTOR OUTPUT
SN55234/SN75234 SAME EXCEPT INVERTED OUTPUT

$$\begin{aligned} \text{logic: } W &= AS \text{ for SN5524 and SN7524} \\ W &= \bar{A}S \text{ for SN55232, SN75232, SN55234, and SN75234} \end{aligned}$$

SERIES 5520/7520 SENSE AMPLIFIERS

SN5528/SN7528 circuit

This circuit features two separate single-preamplifier sense amplifiers in a single package. The output of each preamplifier is available as a test point. These test points can be used to observe the amplified core signal to facilitate accurate strobe timing. When using this device, care should be taken to avoid coupling the strobe signal or other stray signals to the test point. Excessive loading of the test point is also to be avoided. The result of either coupling or loading will be a change in the threshold voltage of the device. The output circuit of each channel features a simple TTL gate configuration with a high fan-out capability.




FIGURE E
SN5528/SN7528 LOGIC DIAGRAM
SN55238/SN75238 SAME EXCEPT INVERTED OUTPUT

logic: $W = AS$ for SN5528 and SN7528
 $W = \overline{AS}$ for SN55238 and SN75238

SN55232, SN75232, SN55234, SN75234, SN55238, and SN75238 circuits

The SN55234, SN75234, SN55238, and SN75238 dual sense amplifier circuits are the same as SN5524, SN7524, SN5528, and SN7528, respectively, except that an additional stage has been added to the output gate to provide an inverted output and internal compensation has been added. Compared to using a separate gate for inversion, not only is package count reduced, but less propagation delay is added. The need for an external roll-off capacitor has been eliminated. SN55232 and SN75232 are identical to the SN55234 and SN75234, respectively, except that their output gates each have an open-collector output. This permits two or more outputs to be connected in wire-AND configuration.

reference voltage considerations

These sense amplifiers feature a variable-threshold voltage level with simultaneous adjustment of both sense channels or both sense amplifiers by a single reference voltage. The operating threshold voltage level of the input amplifiers is established by and is approximately equal to the applied reference input voltage, V_{ref} . These sense amplifiers are recommended for use in systems requiring threshold voltage levels of ± 15 to ± 40 mV.

A simple method of generating the reference voltage is the use of a resistor voltage divider from either the positive (V_{CC+}) or negative (V_{CC-}) voltage supplies. See Figure F. This type of voltage divider may be used to supply an individual reference amplifier or to supply a number of paralleled reference amplifiers. The bias current required at the reference amplifier input is low (nominally 30 μA); therefore, voltage dividers of this type may normally be operated with very low current requirements. In noisy environments, the use of a filter capacitor across the inputs is recommended. By locating the capacitor as close to the device terminals as possible, noise and stray signals will be presented common-mode to the reference amplifier and thus be rejected.




FIGURE F


input line layout considerations

Input sensitivity and device speed require adequate precautions in the routing of signal input and reference lines to prevent noise pickup. Bypassing of supply and reference inputs at the device with low-inductance disc ceramic capacitors and use of a good ground plane to separate strobe and output lines from sense and reference input lines are recommended.

SERIES 5520/7520 SENSE AMPLIFIERS

sense-input termination resistor considerations

Termination resistors are intentionally omitted from the sense-input terminals so the designer may select resistor values that will be compatible with the particular application. Matched termination resistors, (R_T , Figure G), normally in the range of 25 Ω to 200 Ω each, are required not only to terminate the sense line in a desired impedance but also to provide a d-c path for the sense-input bias currents. Careful matching of the resistor pairs should be observed or effective common-mode rejection will be reduced.



output drive capability

The output circuits of these sense amplifiers feature the ability to sink or supply load current. This capability permits direct use with both TTL- and DTL-type loads. The open-collector output of the SN5522/SN7522 circuit may be connected to similar outputs to perform the wire-AND function. Load currents (out of the output terminal) are specified as negative values. Arrows on the d-c test circuit indicate the actual direction of current flow.

logic input current requirements

Logic input current requirements are specified at worst-case power-supply conditions over the recommended operating free-air temperature range. The logic input currents are identical to those of, and compatible with, Series 54/74 TTL digital integrated circuits. Each logic input of the multiple-emitter input transistors requires no more than a 1.6-mA flow out of the input at a low logic level. Each input emitter requires current into the input when it is at a high-logic level. This current is 40 μ A maximum. Currents into the input terminals are specified as positive values. Arrows on the d-c test circuits indicate the actual direction of current flow.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltages (see Note 1)	
V_{CC+}	7 V
V_{CC-}	-7 V
Differential input voltage, V_{ID} or V_{ref}	± 5 V
Voltage from any input to ground (see Note 2)	5.5 V
Off-state voltage applied to open-collector outputs	5.5 V
Operating free-air temperature range: SN55' circuits	-55°C to 125°C
SN75' circuits	0°C to 70°C
Storage temperature range	-65°C to 150°C
Lead temperature 1/16 inch from case for 60 seconds: J package	300°C
Lead temperature 1/16 inch from case for 10 seconds: N package	260°C

NOTES: 1. Voltage values, except differential voltages are with respect to network ground terminal.
2. Strobe and gate input voltages must be zero or positive with respect to network ground terminal.

recommended operating conditions

	MIN	NOM	MAX	UNIT
V_{CC+}	4.75	5	5.25	V
V_{CC-}	-4.75	-5	-5.25	V
V_{ref}	15		40	mV

TYPES SN5520, SN7520

DUAL-CHANNEL SENSE AMPLIFIERS WITH COMPLEMENTARY OUTPUTS

FUNCTION TABLE


INPUTS						OUTPUTS	
A	B	G _Y	G _Z	S _A	S _B	Y	Z
X	X	L	X	X	X	H	\bar{G}_Z
H	X	X	X	H	X	H	\bar{G}_Z
X	H	X	X	X	H	H	\bar{G}_Z
L	L	H	X	X	X	L	H
L	X	H	X	X	L	L	H
X	L	H	X	L	X	L	H
X	X	H	X	L	L	L	H
X	X	X	L	X	X	X	H

definition of logic levels

INPUT	H	L	X
A or B _t	$V_{ID} \geq V_T \text{ max}$	$V_{ID} \leq V_T \text{ min}$	Irrelevant
Any G or S	$V_I \geq V_{IH} \text{ min}$	$V_I \leq V_{IL} \text{ max}$	Irrelevant

^tA and B are differential voltages (V_{ID}) between A1 and A2 or B1 and B2, respectively. For these circuits, V_{ID} is considered positive regardless of which terminal of each pair is positive with respect to the other.

J OR N
DUAL-IN-LINE PACKAGE (TOP VIEW)



electrical characteristics over recommended operating free-air temperature-range, $V_{CC+} = 5 \text{ V}$, $V_{CC-} = -5 \text{ V}$ (unless otherwise noted)

PARAMETER	TEST FIGURE	TEST CONDITIONS		MIN	TYP [‡]	MAX	UNIT
V_T Differential-input threshold voltage	1	$V_{ref} = 15 \text{ mV}$	$T_A = 0^\circ\text{C}$ to 70°C	11	15	19	mV
		$V_{ref} = 40 \text{ mV}$	$T_A = -55^\circ\text{C}$ to 125°C , SN5520 only	10	15	20	
V_{ICF} Common-mode input firing voltage (see Note 3)	none	$V_{ref} = 40 \text{ mV}$, $V_I(S) = V_{IH}$ <i>Common-mode input pulse:</i> $t_f \leq 15 \text{ ns}$, $t_f \leq 15 \text{ ns}$, $t_w = 50 \text{ ns}$			± 2.5		V
I_{IB} Differential-input bias current	2	$V_{CC+} = 5.25 \text{ V}$, $V_{CC-} = -5.25 \text{ V}$, $V_{ID} = 0$	$T_A = -55^\circ\text{C}$ to 0°C , SN5520 only	100			μA
			$T_A = 0^\circ\text{C}$ to 70°C	30	75		
I_{IO} Differential-input offset current	2	$V_{CC+} = 5.25 \text{ V}$, $V_{CC-} = -5.25 \text{ V}$, $V_{ID} = 0$			0.5		μA
V_{IH} High-level input voltage (strobe and gate inputs)	3				2		V
V_{IL} Low-level input voltage (strobe and gate inputs)	3					0.8	V
V_{OH} High-level output voltage	3	$V_{CC+} = 4.75 \text{ V}$, $V_{CC-} = -4.75 \text{ V}$,	$I_{OH} = -400 \mu\text{A}$	2.4	4		V
V_{OL} Low-level output voltage	3	$V_{CC+} = 4.75 \text{ V}$, $V_{CC-} = -4.75 \text{ V}$,	$I_{OL} = 16 \text{ mA}$	0.25	0.4		V
I_{IH} High-level input current (strobe and gate inputs)	4	$V_{CC+} = 5.25 \text{ V}$, $V_{CC-} = -5.25 \text{ V}$,	$V_{IH} = 2.4 \text{ V}$		40		μA
I_{IL} Low-level input current (strobe and gate inputs)	4	$V_{CC+} = 5.25 \text{ V}$, $V_{CC-} = -5.25 \text{ V}$,	$V_{IL} = 0.4 \text{ V}$		-1	-1.6	mA
$I_{OS(Y)}$ Short-circuit output current into Y	5	$V_{CC+} = 5.25 \text{ V}$, $V_{CC-} = -5.25 \text{ V}$,	$T_A = 25^\circ\text{C}$	-3	-5		mA
$I_{OS(Z)}$ Short-circuit output current into Z	5	$V_{CC+} = 5.25 \text{ V}$, $V_{CC-} = -5.25 \text{ V}$,	$T_A = 25^\circ\text{C}$	-2.1	-3.5		mA
I_{CC+} Supply current from V_{CC+}	6	$V_{CC+} = 5.25 \text{ V}$, $V_{CC-} = -5.25 \text{ V}$,	$T_A = 25^\circ\text{C}$	28	40		mA
I_{CC-} Supply current from V_{CC-}	6	$V_{CC+} = 5.25 \text{ V}$, $V_{CC-} = -5.25 \text{ V}$,	$T_A = 25^\circ\text{C}$	-14	-20		mA

[‡]All typical values are at $V_{CC+} = 5 \text{ V}$, $V_{CC-} = -5 \text{ V}$, $T_A = 25^\circ\text{C}$.

NOTE 3: Common-mode input firing voltage is the minimum common-mode voltage that will exceed the dynamic range of the input at the specified conditions and cause the logic output to switch. The common-mode input signal is applied when the strobe is high.

TYPES SN5520, SN7520

DUAL-CHANNEL SENSE AMPLIFIERS WITH COMPLEMENTARY OUTPUTS

switching characteristics, $V_{CC+} = 5 \text{ V}$, $V_{CC-} = -5 \text{ V}$, $C_{ext} \geq 100 \text{ pF}$, $T_A = 25^\circ\text{C}$


PROPAGATION DELAY TIMES			TEST FIGURE	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SYMBOL	FROM INPUT	TO OUTPUT						
$t_{PLH(DY)}$	A1-A2 OR B1-B2	Y	28	$C_L = 15 \text{ pF}, R_L = 288 \Omega$	25	40	ns	
$t_{PHL(DY)}$					20			
$t_{PLH(DZ)}$	A1-A2 OR B1-B2	Z	28	$C_L = 15 \text{ pF}, R_L = 288 \Omega$	30		ns	
$t_{PHL(DZ)}$					35	55		
$t_{PLH(SY)}$	STROBE A OR B	Y	28	$C_L = 15 \text{ pF}, R_L = 288 \Omega$	15	30	ns	
$t_{PHL(SY)}$					20			
$t_{PLH(SZ)}$	STROBE A OR B	Z	28	$C_L = 15 \text{ pF}, R_L = 288 \Omega$	30		ns	
$t_{PHL(SZ)}$					35	55		
$t_{PLH(GY, Y)}$	GATE G _Y	Y	29	$C_L = 15 \text{ pF}, R_L = 288 \Omega$	15	25	ns	
$t_{PHL(GY, Y)}$					10			
$t_{PLH(GY, Z)}$	GATE G _Y	Z	29	$C_L = 15 \text{ pF}, R_L = 288 \Omega$	15		ns	
$t_{PHL(GY, Z)}$					20	30		
$t_{PLH(GZ, Z)}$	GATE G _Z	Z	30	$C_L = 15 \text{ pF}, R_L = 288 \Omega$	15		ns	
$t_{PHL(GZ, Z)}$					10	20		

typical recovery and cycle times, $V_{CC+} = 5 \text{ V}$, $V_{CC-} = -5 \text{ V}$, $C_{ext} \geq 100 \text{ pF}$, $T_A = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t_{orD} (see Note 4)	Differential Input Pulse: $V_{ID} = 2 \text{ V}$, $t_r = t_f = 20 \text{ ns}$	20		ns	
t_{orC} (see Note 5)	Common-Mode Input Pulse: $V_{IC} = \pm 2 \text{ V}$, $t_r = t_f = 20 \text{ ns}$	20		ns	
$t_{cyc(min)}$	Minimum cycle time	.	200		ns

- NOTES: 4. Differential-input overload recovery time is the time necessary for the device to recover from the specified differential-input-overload signal prior to the strobe-enable signal.
5. Common-mode-input overload recovery time is the time necessary for the device to recover from the specified common-mode-input overload signal prior to the strobe-enable signal.

schematic




TYPES SN5522, SN7522 DUAL-CHANNEL SENSE AMPLIFIERS

FUNCTION TABLE

INPUTS					OUTPUT
A	B	G	S _A	S _B	Y
L	L	H	X	X	H
L	X	H	X	L	H
X	L	H	L	X	H
X	X	H	L	L	H
X	X	L	X	X	L
H	X	X	H	X	L
X	H	X	X	H	L

J OR N
DUAL-IN-LINE PACKAGE (TOP VIEW)



definition of logic levels

INPUT	H	L	X
A or B _t	V _{ID} ≥ V _T max	V _{ID} ≤ V _T min	Irrelevant
Any G or S	V _I ≥ V _{IH} min	V _I ≤ V _{IL} max	Irrelevant

[†]A and B are differential voltages (V_{ID}) between A₁ and A₂ or B₁ and B₂, respectively. For these circuits, V_{ID} is considered positive regardless of which terminal of each pair is positive with respect to the other.

electrical characteristics over recommended operating free-air temperature range, V_{CC+} = 5 V, V_{CC-} = -5 V (unless otherwise noted)

PARAMETER	TEST FIGURE	TEST CONDITIONS	MIN	TYP [‡]	MAX	UNIT
V _T Differential-input threshold voltage	7	V _{ref} = 15 mV	T _A = 0°C to 70°C	11	15	19
			T _A = -55°C to 125°C, SN5522 only	10	15	20
	none	V _{ref} = 40 mV	T _A = 0°C to 70°C	36	40	44
			T _A = -55°C to 125°C, SN5522 only	35	40	45
V _{ICF} Common-mode input firing voltage (see Note 3)	none	V _{ref} = 40 mV, Common-mode input pulse: t _r ≤ 15 ns, t _f ≤ 15 ns, t _w = 50 ns		±2.5		V
I _{IB} Differential-input bias current	2	V _{CC+} = 5.25 V, V _{CC-} = -5.25 V, V _{ID} = 0	T _A = -55°C to 0°C, SN5522 only		100	
			T _A = 0°C to 70°C	30	75	
			T _A = 70°C to 125°C, SN5522 only		75	
I _{IO} Differential-input offset current	2	V _{CC+} = 5.25 V, V _{CC-} = -5.25 V, V _{ID} = 0		0.5		μA
V _{IH} High-level input voltage (strobe and gate inputs)	8			2		V
V _{IL} Low-level input voltage (strobe and gate inputs)	8			0.8		V
V _{OH} High-level output voltage	8	V _{CC+} = 4.75 V, V _{CC-} = -4.75 V, I _{OH} = -400 μA	2.4	4		V
V _{OL} Low-level output voltage	8	V _{CC+} = 4.75 V, V _{CC-} = -4.75 V, I _{OL} = 16 mA	0.25	0.4		V
I _{IIH} (strobe and gate inputs)	9	V _{CC+} = 5.25 V, V _{CC-} = -5.25 V, V _{IH} = 2.4 V		40		μA
		V _{CC+} = 5.25 V, V _{CC-} = -5.25 V, V _{IH} = 5.25 V		1		mA
I _{IIL} (strobe and gate inputs)	9	V _{CC+} = 5.25 V, V _{CC-} = -5.25 V, V _{IL} = 0.4 V		-1	-1.6	mA
I _{IOH} High-level output current	10	V _{CC+} = 4.75 V, V _{CC-} = -4.75 V, V _O = 5.25 V		250		μA
I _{IOS} Short-circuit output current	11	V _{CC+} = 5.25 V, V _{CC-} = -5.25 V, T _A = 25°C	-2.1	-3.5		mA
I _{CC+} Supply current from V _{CC+}	6	V _{CC+} = 5.25 V, V _{CC-} = -5.25 V, T _A = 25°C		27	40	mA
I _{CC-} Supply current from V _{CC-}	6	V _{CC+} = 5.25 V, V _{CC-} = -5.25 V, T _A = 25°C	-15	-20		mA

[‡]All typical values are at V_{CC+} = 5 V, V_{CC-} = -5 V, T_A = 25°C.

NOTE 3: Common-mode input firing voltage is the minimum common-mode voltage that will exceed the dynamic range of the input at the specified conditions and cause the logic output to switch. The common-mode input signal is applied when the strobe is high.

TYPES SN5522, SN7522 DUAL-CHANNEL SENSE AMPLIFIERS

switching characteristics, $V_{CC+} = 5 \text{ V}$, $V_{CC-} = -5 \text{ V}$, $C_{ext} \geq 100 \text{ pF}$, $T_A = 25^\circ\text{C}$


PROPAGATION DELAY TIMES			TEST FIGURE	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SYMBOL	FROM INPUT	TO OUTPUT						
$t_{PLH(D)}$	A1-A2 OR B1-B2	Y	31	$C_L = 15 \text{ pF}, R_L = 288 \Omega$	20			ns
$t_{PHL(D)}$					30	45		
$t_{PLH(S)}$	STROBE A OR B	Y	31	$C_L = 15 \text{ pF}, R_L = 288 \Omega$	20			ns
$t_{PHL(S)}$					20	40		
$t_{PLH(G)}$	GATE	Y	32	$C_L = 15 \text{ pF}, R_L = 288 \Omega$	10			ns
$t_{PHL(G)}$					15	25		

typical recovery and cycle times, $V_{CC+} = 5 \text{ V}$, $V_{CC-} = -5 \text{ V}$, $C_{ext} \geq 100 \text{ pF}$, $T_A = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t_{orD} (see Note 4)	Differential Input Pulse: $V_{ID} = 2 \text{ V}, t_r = t_f = 20 \text{ ns}$	20			ns
t_{orC} (see Note 5)	Common-Mode Input Pulse: $V_{IC} = \pm 2 \text{ V}, t_r = t_f = 20 \text{ ns}$	20			ns
$t_{cyc(min)}$	Minimum cycle time	200			ns

- NOTES:
- 4. Differential-input overload recovery time is the time necessary for the device to recover from the specified differential input-overload signal prior to the strobe-enable signal.
 - 5. Common-mode-input overload recovery time is the time necessary for the device to recover from the specified common-mode-input overload signal prior to the strobe-enable signal.

schematic




TYPES SN5524, SN7524 DUAL SENSE AMPLIFIERS

FUNCTION TABLE

INPUTS	OUTPUT	
A	S	W
H	H	H
L	X	L
X	L	L

J OR N
DUAL-IN-LINE PACKAGE (TOP VIEW)



definition of logic levels

INPUT	H	L	X
A _t	$V_{ID} \geq V_T \text{ max}$	$V_{ID} \leq V_T \text{ min}$	Irrelevant
S	$V_I \geq V_{IH \text{ min}}$	$V_I \leq V_{IL \text{ max}}$	Irrelevant

†A is a differential voltage (V_{ID}) between A₁ and A₂. For these circuits, V_{ID} is considered positive regardless of which terminal is positive with respect to the other.

electrical characteristics over recommended operating free-air temperature range, $V_{CC+} = 5 \text{ V}$, $V_{CC-} = -5 \text{ V}$ (unless otherwise noted)

PARAMETER	TEST FIGURE	TEST CONDITIONS	MIN	TYP‡	MAX	UNIT
V_T Differential-input threshold voltage	12	$V_{ref} = 15 \text{ mV}$	$T_A = 0^\circ\text{C}$ to 70°C	11	15	19
		$V_{ref} = 40 \text{ mV}$	$T_A = -55^\circ\text{C}$ to 125°C , SN5524 only	10	15	20
V_{ICF} Common-mode input firing voltage (see Note 3)	none	$V_{ref} = 40 \text{ mV}$, $V_I(S) = V_{IH}$ Common-mode input pulse: $t_f \leq 15 \text{ ns}$, $t_f \leq 15 \text{ ns}$, $t_W = 50 \text{ ns}$	$T_A = 0^\circ\text{C}$ to 70°C	36	40	44
			$T_A = -55^\circ\text{C}$ to 125°C , SN5524 only	35	40	45
I_{IB} Differential-input bias current	2	$V_{CC+} = 5.25 \text{ V}$, $V_{CC-} = -5.25 \text{ V}$, $V_{ID} = 0$	$T_A = -55^\circ\text{C}$ to 0°C , SN5524 only	100		
I_{IO} Differential-input offset current	2	$V_{CC+} = 5.25 \text{ V}$, $V_{CC-} = -5.25 \text{ V}$, $V_{ID} = 0$	$T_A = 0^\circ\text{C}$ to 70°C	30	75	μA
			$T_A = 70^\circ\text{C}$ to 125°C , SN5524 only		75	
V_{IH} High-level input voltage (strobe inputs)	13			2		V
V_{IL} Low-level input voltage (strobe inputs)	13				0.8	V
V_{OH} High-level output voltage	13	$V_{CC+} = 4.75 \text{ V}$, $V_{CC-} = -4.75 \text{ V}$, $I_{OH} = -400 \mu\text{A}$		2.4	4	V
V_{OL} Low-level output voltage	13	$V_{CC+} = 4.75 \text{ V}$, $V_{CC-} = -4.75 \text{ V}$, $I_{OL} = 16 \text{ mA}$		0.25	0.4	V
I_{IH} High-level input current (strobe inputs)	14	$V_{CC+} = 5.25 \text{ V}$, $V_{CC-} = -5.25 \text{ V}$, $V_{IH} = 2.4 \text{ V}$		40		μA
		$V_{CC+} = 5.25 \text{ V}$, $V_{CC-} = -5.25 \text{ V}$, $V_{IH} = 5.25 \text{ V}$			1	mA
I_{IL} Low-level input current (strobe inputs)	14	$V_{CC+} = 5.25 \text{ V}$, $V_{CC-} = -5.25 \text{ V}$, $V_{IL} = 0.4 \text{ V}$		-1	-1.6	mA
I_{OS} Short-circuit output current	15	$V_{CC+} = 5.25 \text{ V}$, $V_{CC-} = -5.25 \text{ V}$, $T_A = 25^\circ\text{C}$		-2.1	-3.5	mA
I_{CC+} Supply current from V_{CC+}	6	$V_{CC+} = 5.25 \text{ V}$, $V_{CC-} = -5.25 \text{ V}$, $T_A = 25^\circ\text{C}$		25	40	mA
I_{CC-} Supply current from V_{CC-}	6	$V_{CC+} = 5.25 \text{ V}$, $V_{CC-} = -5.25 \text{ V}$, $T_A = 25^\circ\text{C}$		-15	-20	mA

‡All typical values are at $V_{CC+} = 5 \text{ V}$, $V_{CC-} = -5 \text{ V}$, $T_A = 25^\circ\text{C}$.

NOTE 3: Common-mode input firing voltage is the minimum common-mode voltage that will exceed the dynamic range of the input at the specified conditions and cause the logic output to switch. The common-mode input signal is applied when the strobe is high.

TYPES SN5524, SN7524 DUAL SENSE AMPLIFIERS

switching characteristics, $V_{CC+} = 5 \text{ V}$, $V_{CC-} = -5 \text{ V}$, $C_{ext} \geq 100 \text{ pF}$, $T_A = 25^\circ\text{C}$


PROPAGATION DELAY TIMES			TEST FIGURE	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SYMBOL	FROM INPUT	TO OUTPUT						
$t_{PLH(D)}$	A1-A2	W	33	$C_L = 15 \text{ pF}, R_L = 288 \Omega$	25	40	ns	ns
$t_{PHL(D)}$					20			
$t_{PLH(S)}$	STROBE	W	33	$C_L = 15 \text{ pF}, R_L = 288 \Omega$	15	30	ns	ns
$t_{PHL(S)}$					20			

typical recovery and cycle times, $V_{CC+} = 5 \text{ V}$, $V_{CC-} = -5 \text{ V}$, $C_{ext} \geq 100 \text{ pF}$, $T_A = 25^\circ\text{C}$

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t_{orD}	Differential-input overload recovery time (see Note 4)	<i>Differential Input Pulse:</i> $V_{ID} = 2 \text{ V}, t_r = t_f = 20 \text{ ns}$		20		ns
t_{orC}	Common-mode-input overload recovery time (see Note 5)	<i>Common-Mode Input Pulse:</i> $V_{IC} = \pm 2 \text{ V}, t_r = t_f = 20 \text{ ns}$		20		ns
$t_{cyc(min)}$	Minimum cycle time			200		ns

- NOTES: 4. Differential-input overload recovery time is the time necessary for the device to recover from the specified differential-input-overload signal prior to the strobe-enable signal.
 5. Common-mode-input overload recovery time is the time necessary for the device to recover from the specified common-mode-input-overload signal prior to the strobe-enable signal.

schematic




TYPES SN5528, SN7528

DUAL SENSE AMPLIFIERS WITH PREAMPLIFIER TEST POINTS

FUNCTION TABLE

INPUTS	OUTPUT	
A	S	W
H	H	H
L	X	L
X	L	L

J OR N
DUAL-IN-LINE PACKAGE (TOP VIEW)



definition of logic levels

INPUT	H	L	X
A _t	$V_{ID} \geq V_T \text{ max}$	$V_{ID} \leq V_T \text{ min}$	Irrelevant
S	$V_I \geq V_{IH} \text{ min}$	$V_I \leq V_{IL} \text{ max}$	Irrelevant

^tA is a differential voltage (V_{ID}) between A₁ and A₂. For these circuits, V_{ID} is considered positive regardless of which terminal is positive with respect to the other.

electrical characteristics over recommended operating free-air temperature range, $V_{CC+} = 5 \text{ V}$, $V_{CC-} = -5 \text{ V}$ (unless otherwise noted)

PARAMETER	TEST FIGURE	TEST CONDITIONS	MIN	TYP [‡]	MAX	UNIT
V_T Differential-input threshold voltage	16	$V_{ref} = 15 \text{ mV}$	$T_A = 0^\circ\text{C}$ to 70°C	11	15	19
			$T_A = -55^\circ\text{C}$ to 125°C , SN5528 only	10	15	20
		$V_{ref} = 40 \text{ mV}$	$T_A = 0^\circ\text{C}$ to 70°C	36	40	44
			$T_A = -55^\circ\text{C}$ to 125°C , SN5528 only	35	40	45
V_{ICF} Common-mode input firing voltage (see Note 3)	none	$V_{ref} = 40 \text{ mV}$, <i>Common-mode input pulse:</i> $t_r \leq 15 \text{ ns}$, $t_f \leq 15 \text{ ns}$, $t_w = 50 \text{ ns}$		± 2.5		V
I_{IB} Differential-input bias current	2	$V_{CC+} = 5.25 \text{ V}$, $V_{CC-} = -5.25 \text{ V}$, $V_{ID} = 0$	$T_A = -55^\circ\text{C}$ to 0°C , SN5528 only	100		
			$T_A = 0^\circ\text{C}$ to 70°C	30	75	μA
			$T_A = 70^\circ\text{C}$ to 125°C , SN5528 only		75	
I_{IO} Differential-input offset current	2	$V_{CC+} = 5.25 \text{ V}$, $V_{CC-} = -5.25 \text{ V}$, $V_{ID} = 0$		0.5		μA
V_{IH} High-level input voltage (strobe inputs)	17			2		V
V_{IL} Low-level input voltage (strobe inputs)	17				0.8	V
V_{OH} High-level output voltage	17	$V_{CC+} = 4.75 \text{ V}$, $V_{CC-} = -4.75 \text{ V}$,	$I_{OH} = -400 \mu\text{A}$	2.4	4	V
V_{OL} Low-level output voltage	17	$V_{CC+} = 4.75 \text{ V}$, $V_{CC-} = -4.75 \text{ V}$,	$I_{OL} = 16 \text{ mA}$		0.25	0.4
I_{IH} High-level input current (strobe inputs)	18	$V_{CC+} = 5.25 \text{ V}$, $V_{CC-} = -5.25 \text{ V}$,	$V_{IH} = 2.4 \text{ V}$		40	μA
		$V_{CC+} = 5.25 \text{ V}$, $V_{CC-} = -5.25 \text{ V}$,	$V_{IH} = 5.25 \text{ V}$		1	mA
I_{IL} Low-level input current (strobe inputs)	18	$V_{CC+} = 5.25 \text{ V}$, $V_{CC-} = -5.25 \text{ V}$,	$V_{IL} = 0.4 \text{ V}$		-1	-1.6
						mA
I_{OS} Short-circuit output current	19	$V_{CC+} = 5.25 \text{ V}$, $V_{CC-} = -5.25 \text{ V}$,	$T_A = 25^\circ\text{C}$	-2.1	-3.5	mA
I_{CC+} Supply current from V_{CC+}	6	$V_{CC+} = 5.25 \text{ V}$, $V_{CC-} = -5.25 \text{ V}$,	$T_A = 25^\circ\text{C}$	25	40	mA
I_{CC-} Supply current from V_{CC-}	6	$V_{CC+} = 5.25 \text{ V}$, $V_{CC-} = -5.25 \text{ V}$,	$T_A = 25^\circ\text{C}$	-15	-20	mA

[‡]All typical values are at $V_{CC+} = 5 \text{ V}$, $V_{CC-} = -5 \text{ V}$, $T_A = 25^\circ\text{C}$.

NOTE 3: Common-mode input firing voltage is the minimum common-mode voltage that will exceed the dynamic range of the input at the specified conditions and cause the logic output to switch. The common-mode input signal is applied when the strobe is high.

TYPES SN5528, SN7528 DUAL SENSE AMPLIFIERS WITH PREAMPLIFIER TEST POINTS

switching characteristics, $V_{CC+} = 5 \text{ V}$, $V_{CC-} = -5 \text{ V}$, $T_A = 25^\circ\text{C}$


PROPAGATION DELAY TIMES			TEST FIGURE	TEST CONDITIONS			MIN	TYP	MAX	UNIT
SYMBOL	FROM INPUT	TO OUTPUT		$C_L = 15 \text{ pF}$, $R_L = 288 \Omega$	25	40				
$t_{PLH(D)}$	A1-A2	W	34	$C_L = 15 \text{ pF}$, $R_L = 288 \Omega$	25	40	ns	ns	ns	ns
$t_{PHL(D)}$					20					
$t_{PLH(S)}$	STROBE	W	34	$C_L = 15 \text{ pF}$, $R_L = 288 \Omega$	15	30	ns	ns	ns	ns
$t_{PHL(S)}$					20					

typical recovery and cycle times, $V_{CC+} = 5 \text{ V}$, $V_{CC-} = -5 \text{ V}$, $T_A = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t_{orD} (see Note 4)	Differential Input Pulse: $V_{ID} = 2 \text{ V}$, $t_f = 20 \text{ ns}$	20			ns
t_{orC} (see Note 5)	Common-Mode Input Pulse: $V_{IC} = \pm 2 \text{ V}$, $t_r = t_f = 20 \text{ ns}$	20			ns
$t_{cyc(min)}$	Minimum cycle time	200			ns

- NOTES: 4. Differential-input overload recovery time is the time necessary for the device to recover from the specified differential-input overload signal prior to the strobe-enable signal.
 5. Common-mode-input overload recovery time is the time necessary for the device to recover from the specified common-mode-input overload signal prior to the strobe-enable signal.

schematic



TYPES SN55232, SN75232 DUAL SENSE AMPLIFIERS

FUNCTION TABLE


INPUTS	OUTPUT	
A	S	W
H	H	L
L	X	H
X	L	H

definition of logic levels

INPUT	H	L	X
A1	$V_{ID} \geq V_T \text{ max}$	$V_{ID} \leq V_T \text{ min}$	Irrelevant
S	$V_I \geq V_{IH} \text{ min}$	$V_I \leq V_{IL} \text{ max}$	Irrelevant

^tA is a differential voltage (V_{ID}) between A1 and A2. For these circuits, V_{ID} is considered positive regardless of which terminal is positive with respect to the other.

J OR N
DUAL-IN-LINE PACKAGE (TOP VIEW)



NC—No internal connection

electrical characteristics over recommended operating free-air temperature range, $V_{CC+} = 5 \text{ V}$, $V_{CC-} = -5 \text{ V}$ (unless otherwise noted)

PARAMETER	TEST FIGURE	TEST CONDITIONS	MIN	TYP [‡]	MAX	UNIT
V_T Differential-input threshold voltage	20	$V_{ref} = 15 \text{ mV}$	$T_A = 0^\circ\text{C}$ to 70°C	11	15	19
			$T_A = -55^\circ\text{C}$ to 125°C , SN55232 only	10	15	20
	none	$V_{ref} = 40 \text{ mV}$	$T_A = 0^\circ\text{C}$ to 70°C	36	40	44
			$T_A = -55^\circ\text{C}$ to 125°C , SN55232 only	35	40	45
V_{ICF} Common-mode input firing voltage (see Note 3)	none	$V_{ref} = 40 \text{ mV}$, <i>Common-mode input pulse:</i> $t_r \leq 15 \text{ ns}$, $t_f \leq 15 \text{ ns}$, $t_w = 50 \text{ ns}$		± 2.5		V
I_{IB} Differential-input bias current	2	$V_{CC+} = 5.25 \text{ V}$, $V_{CC-} = -5.25 \text{ V}$, $V_{ID} = 0$	$T_A = -55^\circ\text{C}$ to 0°C , SN55232 only	100		
			$T_A = 0^\circ\text{C}$ to 70°C	30	75	μA
			$T_A = 70^\circ\text{C}$ to 125°C , SN55232 only	75		
I_{IO} Differential-input offset current	2	$V_{CC+} = 5.25 \text{ V}$, $V_{CC-} = -5.25 \text{ V}$, $V_{ID} = 0$		0.5		μA
V_{IH} High-level input voltage (strobe inputs)	21			2		V
V_{IL} Low-level input voltage (strobe inputs)	21			0.8		V
I_{OH} High-level output current	21	$V_{CC+} = 4.75 \text{ V}$, $V_{CC-} = -4.75 \text{ V}$, $V_{OH} = 5.25 \text{ V}$		250		μA
V_{OL} Low-level output voltage	21	$V_{CC+} = 4.75 \text{ V}$, $V_{CC-} = -4.75 \text{ V}$, $I_{OL} = 16 \text{ mA}$		0.25	0.4	V
I_{IH} High-level input current (strobe inputs)	22	$V_{CC+} = 5.25 \text{ V}$, $V_{CC-} = -5.25 \text{ V}$, $V_{IH} = 2.4 \text{ V}$		40		μA
		$V_{CC+} = 5.25 \text{ V}$, $V_{CC-} = -5.25 \text{ V}$, $V_{IH} = 5.25 \text{ V}$		1		mA
I_{IL} Low-level input current (strobe inputs)	22	$V_{CC+} = 5.25 \text{ V}$, $V_{CC-} = -5.25 \text{ V}$, $V_{IL} = 0.4 \text{ V}$		-1	-1.6	mA
I_{CC+} Supply current from V_{CC+}	6	$V_{CC+} = 5.25 \text{ V}$, $V_{CC-} = -5.25 \text{ V}$, $T_A = 25^\circ\text{C}$		25	40	mA
I_{CC-} Supply current from V_{CC-}	6	$V_{CC+} = 5.25 \text{ V}$, $V_{CC-} = -5.25 \text{ V}$, $T_A = 25^\circ\text{C}$		-15	-20	mA

[‡]All typical values are at $V_{CC+} = 5 \text{ V}$, $V_{CC-} = -5 \text{ V}$, $T_A = 25^\circ\text{C}$.

NOTE 3: Common-mode input firing voltage is the minimum common-mode voltage that will exceed the dynamic range of the input at the specified conditions and cause the logic output to switch. The common-mode input signal is applied when the strobe is high.

TYPES SN55232, SN75232 DUAL SENSE AMPLIFIERS

switching characteristics, $V_{CC+} = 5 \text{ V}$, $V_{CC-} = -5 \text{ V}$, $T_A = 25^\circ\text{C}$


PROPAGATION DELAY TIMES			TEST FIGURE	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SYMBOL	FROM INPUT	TO OUTPUT						
$t_{PLH(D)}$	A1-A2	W	35	$C_L = 15 \text{ pF}, R_L = 288 \Omega$	25	25	40	ns
$t_{PHL(D)}$					25			
$t_{PLH(S)}$	STROBE	W	35	$C_L = 15 \text{ pF}, R_L = 288 \Omega$	25	15	30	ns
$t_{PHL(S)}$					15			

typical recovery and cycle times, $V_{CC+} = 5 \text{ V}$, $V_{CC-} = -5 \text{ V}$, $T_A = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t_{orD} (see Note 4)	Differential-input overload recovery time <i>Differential Input Pulse:</i> $V_{ID} = 2 \text{ V}, t_r = t_f = 20 \text{ ns}$	20			ns
t_{orC} (see Note 5)	Common-mode-input overload recovery time <i>Common-Mode Input Pulse:</i> $V_{IC} = \pm 2 \text{ V}, t_r = t_f = 20 \text{ ns}$	20			ns
$t_{cyc(min)}$	Minimum cycle time	200			ns

- NOTES: 4. Differential-input overload recovery time is the time necessary for the device to recover from the specified differential-input-overload signal prior to the strobe-enable signal.
5. Common-mode-input overload recovery time is the time necessary for the device to recover from the specified common-mode-input overload signal prior to the strobe-enable signal.

schematic



TYPES SN55234, SN75234 DUAL SENSE AMPLIFIERS

FUNCTION TABLE


INPUTS	OUTPUT	
A	S	W
H	H	L
L	X	H
X	L	H

definition of logic levels

INPUT	H	L	X
A _t	$V_{ID} \geq V_T \text{ max}$	$V_{ID} \leq V_T \text{ min}$	Irrelevant
S	$V_I \geq V_{IH} \text{ min}$	$V_I \leq V_{IL} \text{ max}$	Irrelevant

^tA is a differential voltage (V_{ID}) between A₁ and A₂. For these circuits, V_{ID} is considered positive regardless of which terminal is positive with respect to the other.

J OR N
DUAL-IN-LINE PACKAGE (TOP VIEW)



NC—No internal connection

electrical characteristics over recommended operating free-air temperature range, $V_{CC+} = 5 \text{ V}$, $V_{CC-} = -5 \text{ V}$ (unless otherwise noted)

PARAMETER	TEST FIGURE	TEST CONDITIONS		MIN	TYP [‡]	MAX	UNIT
V_T Differential-input threshold voltage	20	$V_{ref} = 15 \text{ mV}$	$T_A = 0^\circ\text{C} \text{ to } 70^\circ\text{C}$	11	15	19	mV
		$V_{ref} = 15 \text{ mV}$	$T_A = -55^\circ\text{C} \text{ to } 125^\circ\text{C}$, SN55234 only	10	15	20	
	none	$V_{ref} = 40 \text{ mV}$	$T_A = 0^\circ\text{C} \text{ to } 70^\circ\text{C}$	36	40	44	
		$V_{ref} = 40 \text{ mV}$	$T_A = -55^\circ\text{C} \text{ to } 125^\circ\text{C}$, SN55234 only	35	40	45	
V_{ICF} Common-mode input firing voltage (see Note 3)	none	$V_{ref} = 40 \text{ mV}$, $V_{I(S)} = V_{IH}$ <i>Common-mode input pulse:</i> $t_f \leq 15 \text{ ns}$, $t_f \leq 15 \text{ ns}$, $t_W = 50 \text{ ns}$				± 2.5	V
I_{IB} Differential-input bias current	2	$V_{CC+} = 5.25 \text{ V}$, $V_{CC-} = -5.25 \text{ V}$, $V_{ID} = 0$	$T_A = -55^\circ\text{C} \text{ to } 0^\circ\text{C}$, SN55234 only			100	μA
		$V_{CC+} = 5.25 \text{ V}$, $V_{CC-} = -5.25 \text{ V}$, $V_{ID} = 0$	$T_A = 0^\circ\text{C} \text{ to } 70^\circ\text{C}$			30	
		$V_{CC+} = 5.25 \text{ V}$, $V_{CC-} = -5.25 \text{ V}$, $V_{ID} = 0$	$T_A = 70^\circ\text{C} \text{ to } 125^\circ\text{C}$, SN55234 only			75	
I_{IO} Differential-input offset current	2	$V_{CC+} = 5.25 \text{ V}$, $V_{CC-} = -5.25 \text{ V}$, $V_{ID} = 0$				0.5	μA
V_{IH} High-level input voltage (strobe inputs)	21					2	V
V_{IL} Low-level input voltage (strobe inputs)	21					0.8	V
V_{OH} High-level output voltage	21	$V_{CC+} = 4.75 \text{ V}$, $V_{CC-} = -4.75 \text{ V}$	$I_{OH} = -400 \mu\text{A}$	2.4	4		V
V_{OL} Low-level output voltage	21	$V_{CC+} = 4.75 \text{ V}$, $V_{CC-} = -4.75 \text{ V}$	$I_{OL} = 16 \text{ mA}$	0.25	0.4		V
I_{IH} (strobe inputs)	22	$V_{CC+} = 5.25 \text{ V}$, $V_{CC-} = -5.25 \text{ V}$	$V_{IH} = 2.4 \text{ V}$			40	μA
		$V_{CC+} = 5.25 \text{ V}$, $V_{CC-} = -5.25 \text{ V}$	$V_{IH} = 5.25 \text{ V}$			1	
I_{IL} (strobe inputs)	22	$V_{CC+} = 5.25 \text{ V}$, $V_{CC-} = -5.25 \text{ V}$	$V_{IL} = 0.4 \text{ V}$			-1	mA
I_{OS} Short-circuit output current	23	$V_{CC+} = 5.25 \text{ V}$, $V_{CC-} = -5.25 \text{ V}$	$T_A = 25^\circ\text{C}$	-2.1		-3.5	mA
I_{CC+} Supply current from V_{CC+}	6	$V_{CC+} = 5.25 \text{ V}$, $V_{CC-} = -5.25 \text{ V}$	$T_A = 25^\circ\text{C}$			25	mA
I_{CC-} Supply current from V_{CC-}	6	$V_{CC+} = 5.25 \text{ V}$, $V_{CC-} = -5.25 \text{ V}$	$T_A = 25^\circ\text{C}$			-15	mA

[‡]All typical values are at $V_{CC+} = 5 \text{ V}$, $V_{CC-} = -5 \text{ V}$, $T_A = 25^\circ\text{C}$.

NOTE 3: Common-mode input firing voltage is the minimum common-mode voltage that will exceed the dynamic range of the input at the specified conditions and cause the logic output to switch. The common-mode input signal is applied when the strobe is high.

TYPES SN55234, SN75234 DUAL SENSE AMPLIFIERS

switching characteristics, $V_{CC+} = 5 \text{ V}$, $V_{CC-} = -5 \text{ V}$, $T_A = 25^\circ\text{C}$


PROPAGATION DELAY TIMES			TEST FIGURE	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SYMBOL	FROM INPUT	TO OUTPUT						
$t_{PLH(D)}$	A1-A2	W	35	$C_L = 15 \text{ pF}, R_L = 288 \Omega$	25	25	40	ns
$t_{PHL(D)}$								
$t_{PLH(S)}$	STROBE	W	35	$C_L = 15 \text{ pF}, R_L = 288 \Omega$	25	15	30	ns
$t_{PHL(S)}$								

typical recovery and cycle times, $V_{CC+} = 5 \text{ V}$, $V_{CC-} = -5 \text{ V}$, $T_A = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t_{orD}	Differential-input overload recovery time (see Note 4)	20			ns
t_{orC}	Common-mode-input overload recovery time (see Note 5)	20			ns
$t_{cyc(min)}$	Minimum cycle time	200			ns

- NOTES: 4. Differential-input overload recovery time is the time necessary for the device to recover from the specified differential-input-overload signal prior to the strobe-enable signal.
 5. Common-mode-input overload recovery time is the time necessary for the device to recover from the specified common-mode-input overload signal prior to the strobe-enable signal.

schematic



TYPES SN55238, SN75238

DUAL SENSE AMPLIFIERS WITH PREAMPLIFIER TEST POINTS

FUNCTION TABLE


INPUTS	OUTPUT	
A	S	W
H	H	L
L	X	H
X	L	H

definition of logic levels

INPUT	H	L	X
A _t	$V_{ID} \geq V_{T\ max}$	$V_{ID} \leq V_{T\ min}$	Irrelevant
S	$V_I \geq V_{IH\ min}$	$V_I \leq V_{IL\ max}$	Irrelevant

^tA is a differential voltage (V_{ID}) between A₁ and A₂. For these circuits, V_{ID} is considered positive regardless of which terminal is positive with respect to the other.

J OR N
DUAL-IN-LINE PACKAGE (TOP VIEW)



positive logic: $W = \overline{AS}$

NC—No internal connection

electrical characteristics over recommended operating free-air temperature range, $V_{CC+} = 5\text{ V}$, $V_{CC-} = -5\text{ V}$ (unless otherwise noted)

PARAMETER	TEST FIGURE	TEST CONDITIONS		MIN	TYP [‡]	MAX	UNIT
V_T Differential-input threshold voltage	24	$V_{ref} = 15\text{ mV}$	$T_A = 0^\circ\text{C}$ to 70°C	11	15	19	mV
			$T_A = -55^\circ\text{C}$ to 125°C , SN55238 only	10	15	20	
	none	$V_{ref} = 40\text{ mV}$	$T_A = 0^\circ\text{C}$ to 70°C	36	40	44	
			$T_A = -55^\circ\text{C}$ to 125°C , SN55238 only	35	40	45	
V_{ICF} Common-mode input firing voltage (see Note 3)	none	$V_{ref} = 40\text{ mV}$, $V_{I(S)} = V_{IH}$ <i>Common-mode input pulse:</i> $t_f \leq 15\text{ ns}$, $t_f \leq 15\text{ ns}$, $t_w = 50\text{ ns}$			± 2.5		V
I_{IB} Differential-input bias current	2	$V_{CC+} = 5.25\text{ V}$, $T_A = -55^\circ\text{C}$ to 0°C , SN55238 only			100		μA
		$V_{CC-} = -5.25\text{ V}$, $T_A = 0^\circ\text{C}$ to 70°C			30	75	
		$V_{ID} = 0$, $T_A = 70^\circ\text{C}$ to 125°C , SN55238 only				75	
I_{IO} Differential-input offset current	2	$V_{CC+} = 5.25\text{ V}$, $V_{CC-} = -5.25\text{ V}$, $V_{ID} = 0$			0.5		μA
V_{IH} High-level input voltage (strobe inputs)	25				2		V
V_{IL} Low-level input voltage (strobe inputs)	25					0.8	V
V_{OH} High-level output voltage	25	$V_{CC+} = 4.75\text{ V}$, $V_{CC-} = -4.75\text{ V}$, $I_{OH} = -400\text{ }\mu\text{A}$		2.4	4		V
V_{OL} Low-level output voltage	25	$V_{CC+} = 4.75\text{ V}$, $V_{CC-} = -4.75\text{ V}$, $I_{OL} = 16\text{ mA}$			0.25	0.4	V
I_{IH} (strobe inputs)	26	$V_{CC+} = 5.25\text{ V}$, $V_{CC-} = -5.25\text{ V}$, $V_{IH} = 2.4\text{ V}$			40		μA
		$V_{CC+} = 5.25\text{ V}$, $V_{CC-} = -5.25\text{ V}$, $V_{IH} = 5.25\text{ V}$			1		
I_{IL} (strobe inputs)	26	$V_{CC+} = 5.25\text{ V}$, $V_{CC-} = -5.25\text{ V}$, $V_{IL} = 0.4\text{ V}$			-1	-1.6	mA
I_{OS} Short-circuit output current	27	$V_{CC+} = 5.25\text{ V}$, $V_{CC-} = -5.25\text{ V}$, $T_A = 25^\circ\text{C}$		-2.1		-3.5	mA
I_{CC+} Supply current from V_{CC+}	6	$V_{CC+} = 5.25\text{ V}$, $V_{CC-} = -5.25\text{ V}$, $T_A = 25^\circ\text{C}$			25	40	mA
I_{CC-} Supply current from V_{CC-}	6	$V_{CC+} = 5.25\text{ V}$, $V_{CC-} = -5.25\text{ V}$, $T_A = 25^\circ\text{C}$			-15	-20	mA

[‡]All typical values are at $V_{CC+} = 5\text{ V}$, $V_{CC-} = -5\text{ V}$, $T_A = 25^\circ\text{C}$.

NOTE 3: Common-mode input firing voltage is the minimum common-mode voltage that will exceed the dynamic range of the input at the specified conditions and cause the logic output to switch. The common-mode input signal is applied when the strobe is high.

TYPES SN55238, SN75238

DUAL SENSE AMPLIFIERS WITH PREAMPLIFIER TEST POINTS

switching characteristics, $V_{CC+} = 5 \text{ V}$, $V_{CC-} = -5 \text{ V}$, $T_A = 25^\circ\text{C}$


PROPAGATION DELAY TIMES			TEST FIGURE	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SYMBOL	FROM INPUT	TO OUTPUT						
$t_{PLH(D)}$	A1-A2	W	36	$C_L = 15 \text{ pF}, R_L = 288 \Omega$	25	ns	ns	ns
$t_{PHL(D)}$					25	40	ns	ns
$t_{PLH(S)}$	STROBE	W	36	$C_L = 15 \text{ pF}, R_L = 288 \Omega$	25	ns	ns	ns
$t_{PHL(S)}$					15	30	ns	ns

typical recovery and cycle times, $V_{CC+} = 5 \text{ V}$, $V_{CC-} = -5 \text{ V}$, $T_A = 25^\circ\text{C}$

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t_{orD}	Differential-input overload recovery time (see Note 4)	<i>Differential Input Pulse:</i> $V_{ID} = 2 \text{ V}, t_f = 20 \text{ ns}$		20		ns
t_{orC}	Common-mode-input overload recovery time (see Note 5)	<i>Common-Mode Input Pulse:</i> $V_{IC} = \pm 2 \text{ V}, t_f = t_r = 20 \text{ ns}$		20		ns
$t_{cyc(min)}$	Minimum cycle time			200		ns

- NOTES: 4. Differential-input overload recovery time is the time necessary for the device to recover from the specified differential-input overload signal prior to the strobe-enable signal.
5. Common-mode-input overload recovery time is the time necessary for the device to recover from the specified common-mode-input overload signal prior to the strobe-enable signal.


schematic



SERIES 5520/7520 SENSE AMPLIFIERS

PARAMETER MEASUREMENT INFORMATION

d-c test circuits[†]



4

TEST TABLE

CIRCUIT TYPE	INPUTS	V _{ref}	V _{ID}	OUTPUT Y			OUTPUT Z		
				V _O	I _{OH}	I _{OL}	V _O	I _{OH}	I _{OL}
SN5520/ SN7520	A1-A2 or B1-B2	15 mV	<11 mV	<0.4 V			16 mA	>2.4 V	-400 μA
	A1-A2 or B1-B2	15 mV	>19 mV	>2.4 V	-400 μA		<0.4 V		16 mA
	A1-A2 or B1-B2	40 mV	<36 mV	<0.4 V			16 mA	>2.4 V	-400 μA
	A1-A2 or B1-B2	40 mV	>44 mV	>2.4 V	-400 μA		<0.4 V		16 mA

NOTE A: Each pair of differential inputs is tested separately with the other pair grounded.


FIGURE 1-V_T

[†]Arrows indicate actual direction of current flow. Current into a terminal is a positive value.

SERIES 5520/7520 SENSE AMPLIFIERS

PARAMETER MEASUREMENT INFORMATION

d-c test circuits[†] (continued)



NOTES: A. Each preamplifier is tested separately. Inputs not under test are grounded.
 B. $I_{IB} = I_{I(1)} \text{ or } I_{I(2)}$ (limit applies to each); $I_{IO} = I_{I(1)} - I_{I(2)}$; $I_{I(1)}$ and $I_{I(2)}$ are the currents into the two inputs of the pair under test.

PIN CONNECTIONS (OTHER THAN THOSE SHOWN ABOVE)

CIRCUIT TYPES	100 pF to GND	APPLY V_{CC+}	APPLY GND	LEAVE OPEN	OTHER
SN5520, SN7520	C_{ext} (1)	G_Y, G_Z (14) (10)	S_A, S_B (15) (11)	Y, Z (13) (12)	
SN5522, SN7522	C_{ext} (1)	G (14)	$S_A, S_B, GND 2$ (15) (11) (13)		R_L, Y (10) (12)
SN5524, SN7524	C_{ext} (1)		$1S, 2S, GND 2$ (15) (11) (13)	$1W, 2W$ (14) (12)	
SN5528, SN7528	C_{ext} (1)		$1S, 2S$ (14) (11)	$1P, 2P, 1W, 2W$ (15) (10) (13) (12)	
SN55232, SN75232, SN55234, SN75234			$1S, 2S, GND 2$ (15) (11) (13)	$1W, 2W$ (14) (12)	
SN55238, SN75238			$1S, 2S$ (14) (11)	$1P, 2P, 1W, 2W$ (15) (10) (13) (12)	

FIGURE 2— I_{IB}, I_{IO}

[†]Arrows indicate actual direction of current flow. Current into a terminal is a positive value.

SERIES 5520/7520 SENSE AMPLIFIERS

PARAMETER MEASUREMENT INFORMATION

d-c test circuits[†] (continued)





FIGURE 3— V_{IH} , V_{IL} , V_{OH} , V_{OL}



TEST TABLE

TEST	INPUT A1	INPUT B1	STROBE SA	STROBE SB	GATE Gy	GATE Gz
I_{IH} at STROBE SA	GND	GND	V_{IH}	V_{IL}	V_{IL}	V_{IL}
I_{IH} at STROBE SB	GND	GND	V_{IL}	V_{IH}	V_{IL}	V_{IL}
I_{IH} at GATE Gy	V_{ID}	V_{ID}	V_{IH}	V_{IL}	V_{IH}	V_{IL}
I_{IH} at GATE Gz	GND	GND	V_{IL}	V_{IL}	V_{IH}	V_{IH}
I_{IL} at STROBE SA	V_{ID}	GND	V_{IL}	V_{IL}	V_{IL}	V_{IL}
I_{IL} at STROBE SB	GND	V_{ID}	V_{IL}	V_{IL}	V_{IL}	V_{IL}
I_{IL} at GATE Gy	GND	GND	V_{IL}	V_{IL}	V_{IL}	V_{IL}
I_{IL} at GATE Gz	GND	GND	V_{IL}	V_{IL}	V_{IL}	V_{IL}

FIGURE 4—I_H, I_L

[†]Arrows indicate actual direction of current flow. Current into a terminal is a positive value.

SERIES 5520/7520 SENSE AMPLIFIERS

PARAMETER MEASUREMENT INFORMATION

d-c test circuits[†] (continued)





FIGURE 5- I_{OS}

NOTE A: When testing $I_{OS}(Y)$, Pin 10 is open; when testing $I_{OS}(Z)$, Pin 10 is grounded.



PIN CONNECTIONS (OTHER THAN THOSE SHOWN ABOVE)

CIRCUIT TYPES	100 pF to GND	APPLY GND	LEAVE OPEN
SN5520, SN7520	C_{ext} 1	G _Y , G _Z , S _A , S _B 14 10 15 11	Y, Z 13 12
SN5522, SN7522	C_{ext} 1	G, S _A , S _B , GND 2 14 15 11 13	R _L , Y 10 12
SN5524, SN7524	C_{ext} 1	1S, 2S, GND 2 15 11 13	1W, 2W 14 12
SN5528, SN7528	C_{ext} 1	1S, 2S 14 11	1P, 2P, 1W, 2W 15 10 13 12
SN55232, SN75232, SN55234, SN75234		1S, 2S, GND 2 15 11 13	1W, 2W 14 12
SN55238, SN75238		1S, 2S 14 11	1P, 2P, 1W, 2W 15 10 13 12


FIGURE 6- I_{CC+} , I_{CC-}

[†]Arrows indicate actual direction of current flow. Current into a terminal is a positive value.

SERIES 5520/7520 SENSE AMPLIFIERS

PARAMETER MEASUREMENT INFORMATION

d-c test circuits[†] (continued)



TEST TABLE

CIRCUIT TYPE	INPUTS	V_{ref}	V_{ID}	OUTPUT		
				V_O	I_{OH}	I_{OL}
SN5522/ SN7522	A1-A2 or B1-B2	15 mV	$\leq 11 \text{ mV}$	$\geq 2.4 \text{ V}$	$-400 \mu\text{A}$	
	A1-A2 or B1-B2	15 mV	$\geq 19 \text{ mV}$	$\leq 0.4 \text{ V}$		16 mA
	A1-A2 or B1-B2	40 mV	$\leq 36 \text{ mV}$	$\geq 2.4 \text{ V}$	$-400 \mu\text{A}$	
	A1-A2 or B1-B2	40 mV	$\geq 44 \text{ mV}$	$\leq 0.4 \text{ V}$		16 mA

NOTE A: Each pair of differential inputs is tested separately with the other pair grounded.

FIGURE 7-VT

[†]Arrows indicate actual direction of current flow. Current into a terminal is a positive value.

SERIES 5520/7520 SENSE AMPLIFIERS

PARAMETER MEASUREMENT INFORMATION

d-c test circuits[†] (continued)





FIGURE 8— V_{IH} , V_{IL} , V_{OH} , V_{OL}



TEST TABLE

TEST	INPUT A1	INPUT B1	STROBE S _A	STROBE S _B	GATE G
I_{IH} at STROBE S _A	GND	GND	V_{IH}	V_{IL}	V_{IH}
I_{IH} at STROBE S _B	GND	GND	V_{IL}	V_{IH}	V_{IH}
I_{IH} at GATE	V_{ID}	V_{ID}	V_{IH}	V_{IH}	V_{IH}
I_{IL} at STROBE S _A	V_{ID}	GND	V_{IL}	V_{IL}	V_{IH}
I_{IL} at STROBE S _B	GND	V_{ID}	V_{IL}	V_{IL}	V_{IH}
I_{IL} at GATE	GND	GND	V_{IL}	V_{IL}	V_{IH}

FIGURE 9— I_{IH} , I_{IL}

[†]Arrows indicate actual direction of current flow. Current into a terminal is a positive value.

SERIES 5520/7520 SENSE AMPLIFIERS

PARAMETER MEASUREMENT INFORMATION

d-c test circuits[†] (continued)




FIGURE 10- I_{OH}





FIGURE 11- I_{OS}

[†]Arrows indicate actual direction of current flow. Current into a terminal is a positive value.

SERIES 5520/7520 SENSE AMPLIFIERS

PARAMETER MEASUREMENT INFORMATION

d-c test circuits[†] (continued)



TEST TABLE

CIRCUIT TYPE	INPUTS	V_{ref}	V_{ID}	OUTPUT		
				V_O	I_{OH}	I_{OL}
SN5524/ SN7524	A1-A2	15 mV	≤ 11 mV	≤ 0.4 V		16 mA
	A1-A2	15 mV	> 19 mV	≥ 2.4 V	-400 μ A	
	A1-A2	40 mV	≤ 36 mV	≤ 0.4 V		16 mA
	A1-A2	40 mV	> 44 mV	≥ 2.4 V	-400 μ A	

NOTE A: Each pair of differential inputs is tested separately with its corresponding output.

FIGURE 12-V_T





FIGURE 13-V_{IH}, V_{IL}, V_{OH}, V_{OL}

[†]Arrows indicate actual direction of current flow. Current into a terminal is a positive value.

SERIES 5520/7520 SENSE AMPLIFIERS

PARAMETER MEASUREMENT INFORMATION

d-c test circuits[†] (continued)



TEST TABLE

TEST	INPUT 1A1	INPUT 2A1	STROBE 1S	STROBE 2S
I_{IH} at STROBE 1S	GND	GND	V_{IH}	V_{IL}
I_{IH} at STROBE 2S	GND	GND	V_{IL}	V_{IH}
I_{IL} at STROBE 1S	V_{ID}	GND	V_{IL}	V_{IL}
I_{IL} at STROBE 2S	GND	V_{ID}	V_{IL}	V_{IL}

FIGURE 14— I_{IH} , I_{IL}





FIGURE 15— I_{OS}

[†]Arrows indicate actual direction of current flow. Current into a terminal is a positive value.

SERIES 5520/7520 SENSE AMPLIFIERS

PARAMETER MEASUREMENT INFORMATION


d-c test circuits† (continued)



CIRCUIT TYPE	INPUTS	V_{ref}	V_{ID}	OUTPUT		
				V_O	I_{OH}	I_{OL}
SN5528/ SN7528	A1-A2	15 mV	≤ 11 mV	≤ 0.4 V		16 mA
	A1-A2	15 mV	≥ 19 mV	≥ 2.4 V	-400 μ A	
	A1-A2	40 mV	≤ 36 mV	≤ 0.4 V		16 mA
	A1-A2	40 mV	≥ 44 mV	≥ 2.4 V	-400 μ A	

NOTE A: Each pair of inputs is tested separately with its corresponding output.

FIGURE 16—VT




† Arrows indicate actual direction of current flow. Current into a terminal is a positive value.

SERIES 5520/7520 SENSE AMPLIFIERS

PARAMETER MEASUREMENT INFORMATION

d-c test circuits[†] (continued)



TEST TABLE

TEST	INPUT 1A1	INPUT 2A1	STROBE 1S	STROBE 2S
I _{HH} at STROBE 1S	GND	GND	V _{IH}	V _{IL}
I _{HH} at STROBE 2S	GND	GND	V _{IL}	V _{IH}
I _{LL} at STROBE 1S	V _{ID}	GND	V _{IL}	V _{IL}
I _{LL} at STROBE 2S	GND	V _{ID}	V _{IL}	V _{IL}

FIGURE 18—I_{HH}, I_{LL}





FIGURE 19—I_{OS}

[†]Arrows indicate actual direction of current flow. Current into a terminal is a positive value.

SERIES 5520/7520 SENSE AMPLIFIERS

PARAMETER MEASUREMENT INFORMATION

d-c test circuits[†] (continued)



CIRCUIT TYPE	INPUTS	V_{ref}	V_{ID}	OUTPUTS			
				SN55232, SN75232		SN55234, SN75234	
				V_O	I_{OH}	I_{OL}	V_O
SN55232, SN75232, SN55234, SN75234	A1-A2	15 mV	$\leq 11 \text{ mV}$	5.25 V	$\leq 250 \mu\text{A}$		$\geq 2.4 \text{ V}$
	A1-A2	15 mV	$\geq 19 \text{ mV}$	$\leq 0.4 \text{ V}$		16 mA	$\leq 0.4 \text{ V}$
	A1-A2	40 mV	$\leq 36 \text{ mV}$	5.25 V	$\leq 250 \mu\text{A}$		$\geq 2.4 \text{ V}$
	A1-A2	40 mV	$\geq 44 \text{ mV}$	$\leq 0.4 \text{ V}$		16 mA	$\leq 0.4 \text{ V}$

NOTE A: Each pair of differential inputs is tested separately with its corresponding output.

FIGURE 20-V_T





FIGURE 21-V_{IH}, V_{IL}, V_{OL}, V_{OH}

[†]Arrows indicate actual direction of current flow. Current into a terminal is a positive value.

SERIES 5520/7520 SENSE AMPLIFIERS

PARAMETER MEASUREMENT INFORMATION

d-c test circuits[†] (continued)



TEST TABLE

TEST	INPUT 1A1	INPUT 2A1	STROBE 1S	STROBE 2S
I_{IH} at STROBE 1S	GND	GND	V_{IH}	V_{IL}
I_{IH} at STROBE 2S	GND	GND	V_{IL}	V_{IH}
I_{IL} at STROBE 1S	V_{ID}	GND	V_{IL}	V_{IL}
I_{IL} at STROBE 2S	GND	V_{ID}	V_{IL}	V_{IL}

FIGURE 22— I_{IH}, I_{IL}





FIGURE 23— I_{OS}

[†]Arrows indicate actual direction of current flow. Current into a terminal is a positive value.

SERIES 5520/7520 SENSE AMPLIFIERS

PARAMETER MEASUREMENT INFORMATION

d-c test circuits[†] (continued)



TEST TABLE

CIRCUIT TYPE	INPUTS	V_{ref}	V_{ID}	OUTPUT		
				V_O	I_{OH}	I_{OL}
SN55238/ SN75238	A1-A2	15 mV	≤ 11 mV	> 2.4 V	-400 μ A	
	A1-A2	15 mV	≥ 19 mV	≤ 0.4 V		16 mA
	A1-A2	40 mV	≤ 36 mV	> 2.4 V	-400 μ A	
	A1-A2	40 mV	≥ 44 mV	≤ 0.4 V		16 mA

NOTE A: Each pair of inputs is tested separately with its corresponding output.

FIGURE 24-V_T





FIGURE 25-V_{IH}, V_{IL}, V_{ID}, V_{ref}, V_{OH}, V_{OL}

[†]Arrows indicate actual direction of current flow. Current into a terminal is a positive value.

SERIES 5520/7520 SENSE AMPLIFIERS

PARAMETER MEASUREMENT INFORMATION

d-c test circuits[†] (continued)



TEST TABLE

TEST	INPUT 1A1	INPUT 2A1	STROBE 1S	STROBE 2S
I_{IH} at STROBE 1S	GND	GND	V_{IH}	V_{IL}
I_{IH} at STROBE 2S	GND	GND	V_{IL}	V_{IH}
I_{IL} at STROBE 1S	V_{ID}	GND	V_{IL}	V_{IL}
I_{IL} at STROBE 2S	GND	V_{ID}	V_{IL}	V_{IL}

FIGURE 26— I_{IH} , I_{IL}





FIGURE 27— I_{os}

[†]Arrows indicate actual direction of current flow. Current into a terminal is a positive value.


SERIES 5520/7520 SENSE AMPLIFIERS

PARAMETER MEASUREMENT INFORMATION

switching characteristics



TEST CIRCUIT



VOLTAGE WAVEFORMS



- NOTES:
- A. The pulse generators have the following characteristics: $Z_{out} = 50 \Omega$, $t_r = 15 \pm 5 \text{ ns}$, $t_f = 15 \pm 5 \text{ ns}$, $t_{w1} = 100 \text{ ns}$, $t_{w2} = 300 \text{ ns}$, and PRR = 1 MHz.
 - B. The strobe input pulse is applied to Strobe S_A when inputs A1-A2 are being tested and to Strobe S_B when inputs B1-B2 are being tested.
 - C. C_L includes probe and jig capacitance.

FIGURE 28—SN5520/SN7520 PROPAGATION DELAY TIMES FROM DIFFERENTIAL AND STROBE INPUTS

SERIES 5520/7520 SENSE AMPLIFIERS

PARAMETER MEASUREMENT INFORMATION

switching characteristics (continued)



VOLTAGE WAVEFORMS



NOTES: A. The pulse generator has the following characteristics: $Z_{out} = 50 \Omega$, $t_r = 15 \pm 5 \text{ ns}$, $t_f = 15 \pm 5 \text{ ns}$, $t_w = 100 \text{ ns}$, and $\text{PRR} = 1 \text{ MHz}$.
B. C_L includes probe and jig capacitance.

FIGURE 29—SN5520/SN7520 PROPAGATION DELAY TIMES FROM GATE GY

SERIES 5520/7520 SENSE AMPLIFIERS

PARAMETER MEASUREMENT INFORMATION

switching characteristics (continued)



VOLTAGE WAVEFORMS



NOTES: A. The pulse generator has the following characteristics: $Z_{out} = 50 \Omega$, $t_r = 15 \pm 5 \text{ ns}$, $t_f = 15 \pm 5 \text{ ns}$, $t_w = 100 \text{ ns}$, and PRR = 1 MHz.
B. C_L includes probe and jig capacitance.

FIGURE 30—SN5520/SN7520 PROPAGATION DELAY TIMES FROM GATE GZ

SERIES 5520/7520 SENSE AMPLIFIERS

PARAMETER MEASUREMENT INFORMATION

switching characteristics (continued)





NOTES: A. The pulse generators have the following characteristics: $Z_{out} = 50 \Omega$, $t_f = t_r = 15 \pm 5 \text{ ns}$, $t_{w1} = 100 \text{ ns}$, $t_{w2} = 300 \text{ ns}$, PRR = 1 MHz.
B. The strobe input pulse is applied to Strobe S_A when testing inputs A1-A2 and to Strobe S_B when testing inputs B1-B2.
C. C_L includes probe and jig capacitance.

FIGURE 31—SN5522/SN7522 PROPAGATION DELAY TIMES FROM DIFFERENTIAL AND STROBE INPUTS

SERIES 5520/7520 SENSE AMPLIFIERS

PARAMETER MEASUREMENT INFORMATION

switching characteristics (continued)



VOLTAGE WAVEFORMS



NOTES: A. The pulse generator has the following characteristics: $Z_{out} = 50 \Omega$, $t_r = 15 \pm 5 \text{ ns}$, $t_f = 15 \pm 5 \text{ ns}$, $t_W = 100 \text{ ns}$, and PRR = 1 MHz.
B. C_L includes probe and jig capacitance.

FIGURE 32—SN5522/SN7522 PROPAGATION DELAY TIMES FROM GATE INPUT

SERIES 5520/7520 SENSE AMPLIFIERS

PARAMETER MEASUREMENT INFORMATION

switching characteristics (continued)





- NOTES:
- A. The pulse generators have the following characteristics: $Z_{out} = 50 \Omega$, $t_r = 15 \pm 5 \text{ ns}$, $t_f = 15 \pm 5 \text{ ns}$, $t_{w1} = 100 \text{ ns}$, $t_{w2} = 300 \text{ ns}$, and PRR = 1 MHz.
 - B. The strobe input pulse is applied to Strobe 1S when inputs 1A1-1A2 are being tested and to Strobe 2S when inputs 2A1-2A2 are being tested.
 - C. C_L includes probe and jig capacitance.

FIGURE 33—SN5524/SN7524 PROPAGATION DELAY TIMES

SERIES 5520/7520 SENSE AMPLIFIERS

PARAMETER MEASUREMENT INFORMATION

switching characteristics (continued)





- NOTES:
- A. The pulse generators have the following characteristics: $Z_{out} = 50 \Omega$, $t_r = 15 \pm 5 \text{ ns}$, $t_f = 15 \pm 5 \text{ ns}$, $t_{w1} = 100 \text{ ns}$, $t_{w2} = 300 \text{ ns}$, and $\text{PRR} = 1 \text{ MHz}$.
 - B. The strobe input pulse is applied to Strobe 1S when inputs 1A1-1A2 are being tested and to Strobe 2S when inputs 2A1-2S2 are being tested.
 - C. C_L includes probe and jig capacitance.

FIGURE 34—SN5528/SN7528 PROPAGATION DELAY TIMES

SERIES 5520/7520 SENSE AMPLIFIERS

PARAMETER MEASUREMENT INFORMATION

switching characteristics (continued)




- NOTES: A. The pulse generators have the following characteristics: $Z_{out} = 50 \Omega$, $t_r = 15 \pm 5$ ns, $t_f = 15 \pm 5$ ns, $t_{w1} = 100$ ns, $t_{w2} = 300$ ns, and $PRR = 1$ MHz.
 B. The strobe input pulse is applied to Strobe 1S when inputs 1A1-1A2 are being tested and to Strobe 2S when inputs 2A1-2A2 are being tested.
 C. C_L includes probe and jig capacitance.


FIGURE 35—SN55232, SN75232, SN55234, and SN75234 PROPAGATION DELAY TIMES

PARAMETER MEASUREMENT INFORMATION

switching characteristics (continued)



TEST CIRCUIT







VOLTAGE WAVEFORMS

- NOTES: A. The pulse generators have the following characteristics: $Z_{out} = 50 \Omega$, $t_r = 15 \pm 5$ ns, $t_f = 15 \pm 5$ ns, $t_{W1} = 100$ ns, $t_{W2} = 300$ ns, and PRR = 1 MHz.
 B. The strobe input pulse is applied to Strobe 1S when inputs 1A1-1A2 are being tested and to Strobe 2S when inputs 2A1-2S2 are being tested.
 C. C_L includes probe and jig capacitance.

FIGURE 36—SN55238/SN75238 PROPAGATION DELAY TIMES

SERIES 5520/7520 SENSE AMPLIFIERS

TYPICAL CHARACTERISTICS



SERIES 5520/7520 SENSE AMPLIFIERS

TYPICAL CHARACTERISTICS




FIGURE 41




FIGURE 42




FIGURE 43




FIGURE 44

SERIES 5520/7520 SENSE AMPLIFIERS

TYPICAL CHARACTERISTICS




FIGURE 45




FIGURE 46




FIGURE 47




FIGURE 48

SERIES 5520/7520 SENSE AMPLIFIERS

APPLICATION DATA

combined fan-out and wire-AND capabilities

The open-collector TTL gate, when supplied with a proper load resistor (R_L), may be paralleled with other similar TTL gates to perform the wire-AND function, and simultaneously, will drive from one to nine Series 54/74 loads. When no other open-collector gates are paralleled, this gate may be used to drive ten Series 54/74 loads. For any of these conditions an appropriate load resistor value must be determined for the desired circuit configuration. A maximum resistor value must be determined which will ensure that sufficient load current (to TTL loads) and off current (through paralleled outputs) will be available while the output is high. A minimum resistor value must be determined which will ensure that current through this resistor and sink current from the TTL loads will not cause the output voltage to rise above the low level even if one of the paralleled outputs is sinking all the current.

In both conditions (low and high level) the value of R_L is determined by:

$$R_L = \frac{V_{RL}}{I_{RL}}$$

where V_{RL} is the voltage drop in volts, and I_{RL} is the current in amperes.

high-level (off-state) circuit calculations (see figure 49)

The allowable voltage drop across the load resistor (V_{RL}) is the difference between V_{CC} applied and the V_{OH} level required at the load:

$$V_{RL} = V_{CC} - V_{OH\ min}$$

The total current through the load resistor (I_{RL}) is the sum of the load currents (I_{IH}) and off-state reverse currents (I_{OH}) through each of the wire-AND-connected outputs:

$$I_{RL} = \eta \cdot I_{OH} + N \cdot I_{IH} \text{ to TTL loads}$$

Therefore, calculations for the maximum value of R_L would be:

$$R_{L(max)} = \frac{V_{CC} - V_{OH\ min}}{\eta \cdot I_{OH} + N \cdot I_{IH}}$$

where η = number of gates wire-AND-connected, and N = number of TTL loads.




FIGURE 49—HIGH-LEVEL CIRCUIT CONDITIONS

SERIES 5520/7520 SENSE AMPLIFIERS

APPLICATION DATA


low-level (on-state) circuit calculations (see figure 50)

The current through the resistor must be limited to the maximum sink-current of one output transistor. Note that if several output transistors are wire-AND connected, the current through R_L may be shared by those paralleled transistors. However, unless it can be absolutely guaranteed that more than one transistor will be on during low-level periods, the current must be limited to 16 mA, the maximum current which will ensure a low-level maximum of 0.4 volt.

Also, fan-out must be considered. Part of the 16 mA will be supplied from the inputs which are being driven. This reduces the amount of current which can be allowed through R_L .

Therefore, the equation used to determine the minimum value of R_L would be:

$$R_L(\min) = \frac{V_{CC} - V_{OL\ max}}{I_{OL\ capability} - N \cdot I_{IL}}$$



Calculation:

$$R_L(\min) = \frac{V_{CC} - V_{OL\ max}}{I_{OL\ capability} - N \cdot I_{OL}}$$

$$R_L(\min) = \frac{5 - 0.4}{0.016 - 0.0048} \Omega = \frac{4.6}{0.0112} \Omega = 410 \Omega$$

[†]Current into OFF outputs is negligible at the low logic level.

FIGURE 50—LOW-LEVEL CIRCUIT CONDITIONS

driving series 54/74 loads and combining outputs

Table 1 provides minimum and maximum resistor values, calculated from equations shown above, for driving one to ten Series 54/74 loads and wire-AND connecting two to seven parallel outputs. Each value shown for one wire-AND output is determined by the fan-out plus the cutoff current of a single output transistor. Extension beyond seven wire-AND connections is permitted with fan-outs of seven or less if a valid minimum and maximum R_L is possible. When fanning-out to ten Series 54/74 loads, the calculation for the minimum value of R_L indicates that an infinite resistance should be used ($V_{RL} \div 0 = \infty$); however, the use of a 4-kΩ resistor in this case will satisfy the high-level condition and limit the low level to less than 0.43 volt.

TABLE 1

FAN-OUT TO TTL LOADS	WIRE-AND OUTPUTS							
	1	2	3	4	5	6	7	1 to 7
1	8965	4814	3291	2500	2015	1688	1452	319
2	7878	4482	3132	2407	1954	1645	1420	359
3	7027	4193	2988	2321	1897	1604	1390	410
4	6341	3939	2857	2241	1843	1566	1361	479
5	5777	3714	2736	2166	1793	1529	1333	575
6	5306	3513	2626	2096	1744	1494	1306	718
7	4905	3333	2524	2031	1699	1460	1280	958
8	4561	3170	2429	1969	1656	X	X	1437
9	4262	3023	X	X	X	X	X	2875
10	4000	X	X	X	X	X	X	4000\$
MAXIMUM LOAD RESISTOR VALUE IN OHMS								

‡—All values shown in the table are based on:

High-level conditions: $V_{CC} = 5$ V, $V_{OH\ min} = 2.4$ V

Low-level conditions: $V_{CC} = 5$ V, $V_{OL\ max} = 0.4$ V

X—Not recommended or not possible.

\$—The theoretical value is ∞ . See explanation in text.

SERIES 5520/7520 SENSE AMPLIFIERS

TYPICAL APPLICATIONS

small memory systems

This application demonstrates an improved method of sensing data from relatively small memory systems. Two individual core planes, usually consisting of 4096 cores each, can be interfaced by each of the dual-channel SN5524 or SN7524 sense amplifiers, see Figure 51. Standard TTL or DTL integrated circuits, driven directly from the compatible sense-amplifier outputs, may be selected to serve as the memory data register (MDR).




FIGURE 51—SENSING SMALL MEMORY SYSTEMS

SERIES 5520/7520 SENSE AMPLIFIERS

TYPICAL APPLICATIONS (continued)

large memory systems

This application demonstrates an improved method of sensing data from large memory systems. The signal-to-noise ratio can be increased by sectioning the large core planes as illustrated in Figure 52. Two segments, usually consisting of 4096 cores each, can be interfaced by each of the dual-input channels of the SN5520/SN7520 or SN5522/SN7522 sense amplifiers. The cascaded output gates of the SN5520/SN7520 circuits may be connected to serve as the memory data register (MDR). A number of SN5522/SN7522 sense amplifiers may be wire-AND connected to expand the input function of the MDR to interface all the segments of the plane. Complementary outputs, clear, and preset functions are provided for the MDR. Rules for combined fan-out and wire-AND capabilities must be observed.




FIGURE 52—SENSING LARGE MEMORY SYSTEMS

INTERFACE CIRCUITS

TYPES SN75207, SN75207B, SN75208, SN75208B DUAL SENSE AMPLIFIERS FOR MOS MEMORIES OR DUAL HIGH-SENSITIVITY LINE RECEIVERS

BULLETIN NO. DL-S 7711793, JULY 1973—REVISED JANUARY 1977

- Plug-in Replacement for SN75107A, SN75107B, SN75108A, SN75108B with Improved Characteristics
- $\pm 10 \text{ mV}$ Guaranteed Input Sensitivity
- TTL Compatible
- Standard Supply Voltages . . . $\pm 5 \text{ V}$
- Differential Input Common-Mode Voltage Range of $\pm 3 \text{ V}$
- Strobe Inputs for Channel Selection
- '207 and '207B Have Totem-Pole Outputs
- '208 and '208B Have Open-Collector Outputs
- "B" Versions Have Diode-Protected Input Stage for Power-Off Condition
- Sense Amplifier for MOS Memories
- Dual Comparator
- High-Sensitivity Line Receiver

description


The SN75207, SN75207B, SN75208, and SN75208B are pin-for-pin replacements for the SN75107A, SN75107B, SN75108A, and SN75108B, respectively. The improved input sensitivity makes them more suitable for MOS memory sense amplifiers and can result in faster memory cycles. Improved sensitivity also makes them more useful in line receiver applications by allowing use of longer transmission line lengths. The '207 and '207B each features a TTL-compatible active-pull-up output. The '208 and '208B each features an open-collector output that permits wired-AND logic connections with similar output configurations. These devices are designed for operation from 0°C to 70°C and are available in the ceramic dual-in-line (J) package or in the plastic dual-in-line (N) package.

The essential difference between the unsuffixed and "B" versions can be seen in the schematics. Input-protection diodes are in series with the collectors of the differential-input transistors of the "B" versions. These diodes are useful in certain "party-line" systems that may have multiple V_{CC+} power supplies and may be operated with some of the V_{CC+} supplies turned off. In such a system, if a supply is turned off and allowed to go to ground, the equivalent input circuit connected to that supply would be as follows:



This would be a problem in specific systems that might possibly have the transmission lines biased to some potential greater than 1.4 volts.

J OR N
DUAL-IN-LINE PACKAGE
(TOP VIEW)



FUNCTION TABLE

DIFFERENTIAL INPUTS A-B	STROBES		OUTPUT Y
	G	S	
$V_{ID} \geq 10 \text{ mV}$	X	X	H
	X	L	H
	L	X	H
	H	H	INDETERMINATE
$-10 \text{ mV} < V_{ID} < 10 \text{ mV}$	X	L	H
	L	X	H
	H	H	L
$V_{ID} \leq -10 \text{ mV}$	X	L	H
	L	X	H
	H	H	L

H = high level, L = low level, X = irrelevant

TYPES SN75207, SN75207B, SN75208, SN75208B DUAL SENSE AMPLIFIERS FOR MOS MEMORIES OR DUAL HIGH-SENSITIVITY LINE RECEIVERS

design characteristics


The '207, '207B, '208, and '208B line receivers/sense amplifiers are TTL-compatible dual circuits intended for use in high-speed data-transmission systems or MOS memory systems. They are designed to detect low-level differential signals in the presence of common-mode noise and variations of temperature and supplies. Dc specifications reflect worst-case conditions of temperature, supply voltages, and input voltages.

The input common-mode voltage range is ± 3 volts. This is adequate for application in most systems. In systems with requirements for greater common-mode voltage range, input attenuators may be used to decrease the noise to an acceptable level at the receiver-input terminals.

The circuits feature individual strobe inputs for each channel and a strobe input common to both channels for logic versatility. The strobe inputs are tested to guarantee 400 millivolts of dc noise margin when interfaced with Series 54/74 TTL.

The circuits feature high input impedance and low input currents, which induce very little loading on the transmission line. This makes these devices especially useful in party-line systems. The excellent input sensitivity (3 millivolts typical) is particularly important when data is to be detected at the end of a long transmission line and the amplitude of the data has deteriorated due to cable losses. The circuits are designed to detect input signals of 10 millivolts (or greater) amplitude and convert the polarity of the signal into appropriate TTL-compatible output logic levels.

schematic (each receiver)



* $R = 1\text{ k}\Omega$ for '207 and '207B, $750\ \Omega$ for '208 and '208B.

NOTES: A. Resistor values shown are nominal and in ohms.

B. Components shown with dashed lines in the output circuitry are applicable to the '207 and '207B only. Diodes in series with the collectors of the differential input transistors are short-circuited on '207 and '208.

TYPES SN75207, SN75207B, SN75208, SN75208B DUAL SENSE AMPLIFIERS FOR MOS MEMORIES OR DUAL HIGH-SENSITIVITY LINE RECEIVERS

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage V_{CC+} (see Note 1)	7 V
Supply voltage V_{CC-}	-7 V
Differential input voltage (see Note 2)	± 6 V
Common-mode input voltage (see Note 3)	± 5 V
Strobe input voltage	5.5 V
Continuous total dissipation	600 mW
Operating free-air temperature range	0°C to 70°C
Storage temperature range	-65°C to 150°C


recommended operating conditions (see note 4)

	MIN	NOM	MAX	UNIT
Supply voltage V_{CC+}	4.75	5	5.25	V
Supply voltage V_{CC-}	-4.75	-5	-5.25	V
Low-level output current, I_{OL}			-16	mA
Differential input voltage, V_{ID} (see Note 5)	-5 [†]		5	V
Common-mode input voltage, V_{IC} (see Notes 5 and 6)	-3 [†]		3	V
Input voltage range, any differential input to ground (see Note 5)	-5 [†]		3	V
Operating free-air temperature	0		70	°C

[†]The algebraic convention where the more positive (less negative) limit is designated as maximum is used in this data sheet for logic voltage levels only.

- NOTES: 1. All voltage values, except differential voltages, are with respect to network ground terminal.
 2. Differential voltage values are at the noninverting (A) terminal with respect to the inverting (B) terminal.
 3. Common-mode input voltage is the average of the voltages at the A and B inputs.
 4. When using only one channel of the line receiver, the strobe G of the unused channel should be grounded and at least one of the differential inputs of the unused receiver should be terminated at some voltage between -3 V and 3 V.
 5. The recommended combinations of input voltages fall within the shaded area of the figure at the right.
 6. The common-mode voltage may be as low as -4 V provided that one of the two inputs is not more negative than -3 V.

RECOMMENDED COMBINATIONS
OF INPUT VOLTAGES



TYPES SN75207, SN75207B, SN75208, SN75208B DUAL SENSE AMPLIFIERS FOR MOS MEMORIES OR DUAL HIGH-SENSITIVITY LINE RECEIVERS

definition of input logic levels[†]

		MIN	MAX	UNIT
V _{IDH}	High-level input voltage between differential inputs	0.01	5	V
V _{IDL}	Low-level input voltage between differential inputs	-5	-0.01	V
V _{IHS(S)}	High-level input voltage at strobe inputs	2	5.5	V
V _{IIS(S)}	Low-level input voltage at strobe inputs	0	0.8	V

[†]The algebraic convention, where the more positive (less negative) limit is designated maximum, is used in this data sheet with logic input voltage levels only.

electrical characteristics over recommended free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS [‡]	'207, '207B	'208, '208B	UNIT
			MIN TYP [§] MAX	MIN TYP [§] MAX	
I _{IH} High-level input current	A	V _{CC±} = MAX	V _{ID} = 5 V V _{ID} = -5 V	30 75 30 75	μA
	B		V _{ID} = -5 V V _{ID} = 5 V	-10 -10	
I _{IL} Low-level input current	A	V _{CC±} = MAX	V _{ID} = -5 V V _{ID} = 5 V	-10 -10	μA
	B		V _{CC±} = MAX, V _{I(H)(S)} = 2.4 V V _{CC±} = MAX, V _{I(H)(S)} = MAX V _{CC+}	40 1	
I _{IL} Low-level input current into 1G or 2G		V _{CC±} = MAX, V _{I(H)(S)} = 0.4 V		-1.6	mA
		V _{CC±} = MAX, V _{I(H)(S)} = 2.4 V V _{CC±} = MAX, V _{I(H)(S)} = MAX V _{CC+}		80 2	
I _{IL} Low-level input current into S		V _{CC±} = MAX, V _{I(L)(S)} = 0.4 V		-3.2	mA
		V _{CC±} = MAX, V _{I(H)(S)} = 2.4 V V _{CC±} = MAX, V _{I(H)(S)} = MAX V _{CC+}		80 2	
V _{OH} High-level output voltage		V _{CC±} = MIN, V _{I(L)(S)} = 0.8 V, V _{IDH} = 10 mV, I _{OH} = -400 μA, V _{IC} = -3 V to 3 V	2.4		V
V _{OL} Low-level output voltage		V _{CC±} = MIN, V _{I(H)(S)} = 2 V, V _{IDL} = -10 mV, I _{OL} = 16 mA, V _{IC} = -3 V to 3 V		0.4	V
I _{OH} High-level output current		V _{CC±} = MIN, V _{OH} = MAX V _{CC+}			μA
I _{OS} Short-circuit output current [¶]		V _{CC±} = MAX	-18	-70	mA
I _{CCH+} Supply current from V _{CC+} , outputs high		V _{CC±} = MAX, T _A = 25°C		18 30	mA
I _{CCH-} Supply current from V _{CC-} , outputs high		V _{CC±} = MAX, T _A = 25°C	-8.4 -15	-8.4 -15	mA

[‡]For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

[§]All typical values are at V_{CC+} = 5 V, V_{CC-} = -5 V, T_A = 25°C.


[¶]Not more than one output should be shorted at a time.

switching characteristics, V_{CC+} = 5 V, V_{CC-} = -5 V, T_A = 25°C


PARAMETER	TEST CONDITIONS	'207, '207B	'208, '208B	UNIT
		MIN TYP MAX	MIN TYP MAX	
t _{PLH(D)} Propagation delay time, low-to-high-level output, from differential inputs A and B	R _L = 470 Ω, C _L = 15 pF, See Figure 1	35	35	ns
		20	20	ns
		17	17	ns
		17	17	ns
t _{PHL(D)} Propagation delay time, high-to-low-level output, from differential inputs A and B				
t _{PLH(S)} Propagation delay time, low-to-high-level output, from strobe input G or S				
t _{PHL(S)} Propagation delay time, high-to-low-level output, from strobe input G or S				

TYPES SN75207, SN75207B, SN75208, SN75208B DUAL SENSE AMPLIFIERS FOR MOS MEMORIES OR DUAL HIGH-SENSITIVITY LINE RECEIVERS

PARAMETER MEASUREMENT INFORMATION



TEST CIRCUIT



- NOTES:
- A. The pulse generators have the following characteristics: $Z_{out} = 50 \Omega$, $t_r \leq 5 \text{ ns}$, $t_f \leq 5 \text{ ns}$, $t_{w1} = 500 \text{ ns}$ with PRR = 1 MHz, $t_{w2} = 1 \text{ ms}$ with PRR = 500 kHz.
 - B. Strobe input pulse is applied to Strobe 1G when inputs 1A-1B are being tested, to Strobe S when inputs 1A-1B or 2A-2B are being tested, and to Strobe 2G when inputs 2A-2B are being tested.
 - C. C_L includes probe and jig capacitance.
 - D. All diodes are 1N916.

FIGURE 1—PROPAGATION DELAY TIMES

TYPES SN75207, SN75207B, SN75208, SN75208B DUAL SENSE AMPLIFIERS FOR MOS MEMORIES OR DUAL HIGH-SENSITIVITY LINE RECEIVERS

TYPICAL APPLICATION DATA





FIGURE 2—MOS MEMORY SENSE AMPLIFIER



Receivers are '207, '207B, '208, or '208B; drivers are SN55109A, SN75109A, SN55110A, SN75110A, or SN75112.

FIGURE 3—DATA-BUS OR PARTY-LINE SYSTEM

PRECAUTIONS: When only one receiver in a package is being used, at least one of the differential inputs of the unused receiver should be terminated at some voltage between -3 volts and +3 volts, preferably at ground. Failure to do so will cause improper operation of the unit being used because of common bias circuitry for the current sources of the two receivers. Strobe G of the unused channel should be grounded.

INTERFACE CIRCUITS

TYPE SN75270 7-UNIT MOS-TO-TTL CONVERTER AND THERMAL PRINthead DRIVER ARRAY

BULLETIN NO. DL-S 7712061, SEPTEMBER 1973—REVISED APRIL 1977

J OR N


DUAL-IN-LINE PACKAGE (TOP VIEW)

- 7 Single-Ended Noninverting Drivers Per Package
- Inputs Compatible with MOS
- TTL-Compatible Outputs
- Single 5-V Supply


description

The SN75270 is a monolithic integrated circuit designed for use as a sense amplifier or thermal printhead driver. As a sense amplifier, the device can be used to convert from MOS to TTL levels. As a thermal printhead driver, this device is used with EPN3600-type thermal printheads.

The SN75270 is characterized for operation from 0°C to 70°C.



schematic (each driver)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V_{CC} (see Note 1)	7 V
Input current	4 mA
Continuous total dissipation	800 mW
Operating free-air temperature range	0°C to 70°C
Storage temperature range	-65°C to 150°C
Lead temperature 1/16 inch from case for 60 seconds: J package	300°C
Lead temperature 1/16 inch from case for 10 seconds: N package	260°C

recommended operating conditions

	MIN	NOM	MAX	UNIT
Supply voltage, V_{CC}	4.75	5	5.25	V
High-level input current, I_{IH}	0.5	2	mA	
Low-level input current, I_{IL}	0	0.1	mA	
Operating free-air temperature, T_A	0	70	°C	

NOTE 1: Voltage values are with respect to network ground terminal.

TEXAS INSTRUMENTS
INCORPORATED

POST OFFICE BOX 5012 • DALLAS, TEXAS 75222

TYPE SN75270

7-UNIT MOS-TO-TTL CONVERTER AND THERMAL PRINthead DRIVER ARRAY


electrical characteristics over recommended operating free-air temperature range

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V_{OH} High-level output voltage	$V_{CC} = 4.75 \text{ V}$, $I_{IH} = 500 \mu\text{A}$, $I_{OH} = -80 \mu\text{A}$	2.4			V
V_{OL} Low-level output voltage	$V_{CC} = 4.75 \text{ V}$, $I_{IL} = 100 \mu\text{A}$, $I_{OL} = 3.2 \text{ mA}$		0.4		V
I_{OH} High-level output current	$V_{CC} = 4.75 \text{ V}$, $I_{IH} = 500 \mu\text{A}$, $V_O = 1 \text{ V}$		-5		mA
	$V_{CC} = 5.25 \text{ V}$, $I_{IH} = 500 \mu\text{A}$, $V_O = 0.25 \text{ V}$		-15		
I_{CCL} Total supply current, all outputs low	$V_{CC} = 5 \text{ V}$, $I_{IL} = 100 \mu\text{A}$, $I_O = 0$	20	35		mA

switching characteristics, $T_A = 25^\circ\text{C}$


PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t_{PLH} Propagation delay time, low-to-high-level output	$V_{CC} = 5 \text{ V}$, $C_L = 15 \text{ pF}$,		30		ns
t_{PHL} Propagation delay time, high-to-low-level output	$R_L = 1.5 \text{ k}\Omega$, See Figure 1	8			ns

PARAMETER MEASUREMENT INFORMATION



NOTES: A. The pulse generator has the following characteristics: $Z_{out} = 50 \Omega$, $t_r \leq 10 \text{ ns}$, $t_f \leq 10 \text{ ns}$, $PRR = 500 \text{ kHz}$, $t_w = 500 \text{ ns}$.
B. C_L includes probe and jig capacitance.

TEST CIRCUIT




VOLTAGE WAVEFORMS

FIGURE 1

TYPE SN75270
7-UNIT MOS-TO-TTL CONVERTER AND
THERMAL PRINthead DRIVER ARRAY

TYPICAL APPLICATION DATA



Note A:

$$R = \frac{V_{OH} - V_{BE}}{I_{OH}}$$

V_{OH} = High-level output voltage of MOS device

V_{BE} = Base-Emitter voltage of input transistor of SN75270

I_{OH} = High-level output current of MOS device

example: let $V_{OH} = 4\text{ V}$


$I_{OH} = 1\text{ mA}$

$V_{BE} = 0.7\text{ V}$

$$R = \frac{4 - 0.7}{1} = 3.3\text{ k}\Omega$$

4

FIGURE 2—MOS TO SN75270 CONNECTION



**FIGURE 3—THERMAL PRINthead DRIVER FOR
THE EPN3600 THERMAL PRINthead**

MOS Drivers

MOS DRIVER SELECTION GUIDE

MOS DRIVERS

INPUT COMPATIBILITY	POWER SUPPLIES (Nominal)	t _{PD} [†] TYPICAL	V _{OH} (MIN)	V _{OL} (MAX)	DEVICE TYPE	PACKAGE TYPE	DRIVERS PER PACKAGE	ADDITIONAL FEATURES	PAGE NO.
ECL 10K	VCC1 = 5 V, VCC2 = 20 V, VCC3 = 24 V, VEE = -5.2 V	33 ns	VCC2 - 0.3 V	0.3 V	SN75368	J,N	2	<ul style="list-style-type: none"> • Compatible with many popular MOS RAMs including the TMS 1103, TMS 1103-1, TMS 4030, and 7001 • ECL to MOS/TTL driver 	155
	VCC1 = 5 V, VCC2 = 12 V, VEE = -5.2 V, VBB = -1.3 V	44 ns	VCC2 - 0.4 V	0.5 V	SN75320 SN75321	J,N J,N	2	<ul style="list-style-type: none"> • Compatible with the TMS 4030 4K RAM and other popular MOS RAMs • Fixed ECL input reference voltage (SN75321) • External reference voltage (SN75320) • Requires two external P-N-P transistors for operation 	100
TTL	VCC1 = 5 V, VCC2 = 12 V	20 ns	VCC2 - 1.6 V	0.5 V	SN75367	J,N	4	<ul style="list-style-type: none"> • CMOS applications • 3-state output • Separate address and enable/disable inputs for each driver 	151
	VCC1 = 5 V, VCC2 = 12 V	25 ns	VCC2 - 1.6 V	1.3 V	*SN75357	J,N	4	<ul style="list-style-type: none"> • CMOS applications • Very low transient current during switching • 3-state output • Separate address and enable/disable inputs for each driver 	117
	VCC1 = 5 V, VCC2 = 20 V	31 ns	VCC2 - 0.3 V	0.3 V	*SN75375	J,N	4	<ul style="list-style-type: none"> • Compatible with many popular MOS RAMs • Individual VCC2 supplies for each driver • Two drivers have single inputs; two have dual inputs 	187
	VCC1 = 5 V, VCC2 = 20 V, VCC3 = 24 V	31 ns	VCC2 - 0.3 V	0.3 V	SN75365	J,N	4	<ul style="list-style-type: none"> • Compatible with many MOS RAMs including the TMS 1103, TMS 4062, and TMS 4070 16K RAM • VCC2 variable from 5 V to 24 V 	136
	VCC1 = 5 V, VCC2 = 12 V	31 ns	VCC2 - 0.4 V	0.5 V	SN75322	J,N	2	<ul style="list-style-type: none"> • Compatible with most popular MOS RAMs • Separate driver address inputs with common strobe • Requires two external P-N-P transistors for operation • Low standby power 	105

[†]t_{PD} = Propagation delay time

*Future product

MOS DRIVERS (continued)

INPUT COMPATIBILITY	POWER SUPPLIES (Nominal)	t _{PD} [¶] TYPICAL	V _{OH} (MIN)	V _{OL} (MAX)	DEVICE TYPE	PACKAGE TYPE	DRIVERS PER PACKAGE	ADDITIONAL FEATURES	PAGE NO.
TTL	V _{CC1} = 5 V, V _{CC2} = 15 V	31 ns	V _{CC2} - 1 V	0.3 V	SN75350	J,G,P	2	<ul style="list-style-type: none"> Compatible with many popular MOS RAMs Lower-voltage, high-speed version of the SN75361A V_{CC2} variable from 5 V to 18 V 	109
	V _{CC1} = 5 V, V _{CC2} = 15 V, V _{CC3} = 18 V	32 ns	V _{CC2} - 0.3 V	0.3 V	SN75355	J,N	4	<ul style="list-style-type: none"> Compatible with many popular MOS RAMs Low-voltage version of the SN75365 V_{CC2} variable from 5 V to 18 V 	113
	V _{CC1} = 5 V, V _{CC2} = 20 V, V _{CC3} = 24 V	33 ns	V _{CC2} - 0.3 V	0.3 V	SN75366	J,N	4	<ul style="list-style-type: none"> Compatible with many popular MOS RAMs Equivalent to the SN75365 with internal output damping resistor 	145
	V _{CC1} = 5 V, V _{CC2} = 12 V, V _{CC3} = 15 V	33 ns	V _{CC2} - 0.3 V	0.5 V	SN75363	J,N	2	<ul style="list-style-type: none"> Compatible with many MOS RAMs including the TMS 4030 4K RAM and TMS 4070 16K RAM Separate driver address inputs with common strobe V_{CC2} variable from 5 V to 15 V 	127
	V _{CC1} = 20 V, V _{CC2} = 24 V	34 ns	V _{CC2} - 0.3 V	0.3 V	SN75364	J,G,P	2	<ul style="list-style-type: none"> Compatible with many popular MOS RAMs and shift registers Single-ended inverting drivers 	131
	V _{CC} = 20 V	35 ns	V _{CC} - 1 V	0.3 V	SN75369	J,G,P	2	<ul style="list-style-type: none"> Compatible with many popular MOS RAMs and MOS shift registers Single-ended inverting drivers 	163
	V _{CC1} = 5 V, V _{CC2} = 20 V	36 ns	V _{CC2} - 1 V	0.3 V	SN75361A	J,G,P	2	<ul style="list-style-type: none"> Compatible with many popular MOS RAMs including the TMS 1103, TMS 4062, and TMS 4070 16K RAM V_{CC2} variable from 5 V to 24 V 	118
	V _{SS} = 20 V, V _{REF} = 7 V	80 ns			SN75370	J,N	2	Dual read/write amplifier that is designed to interface with I/O terminals of the TMS 4062 and similar type MOS RAMs	169
	V _{CC1} = 5 V, See features for V _{CC2} and V _{CC3}	85 ns	V _{CC3} - 0.2 V	V _{CC2} +2 V	SN55180 SN75180	L L	2	<ul style="list-style-type: none"> Compatible with all MOS devices 31 V maximum output swing V_{CC2} variable from -8 V to -25 V V_{CC3} variable from -20 V to 25 V 	97

[¶]t_{PD} = Propagation delay time

INTERFACE CIRCUITS


TYPES SN55180, SN75180 DUAL NAND TTL-TO-MOS LEVEL CONVERTERS

BULLETIN NO. DL-S 7311765, AUGUST 1972 - REVISED SEPTEMBER 1973


- Output Compatible with All MOS Devices
- Inputs Fully Compatible with Most TTL and DTL Circuits
- Designed to be Interchangeable with National Semiconductor DS7800 and DS8800

- Standard 5 V Logic Supply Voltage
- Variable V_{CC2} and V_{CC3} Supply Voltages
- 31-Volt Maximum Output Swing
- 1 mW Dissipation with Output at High Level

schematic



Resistor values shown are nominal and in ohms.



description

The SN55180 and SN75180 are dual voltage-level converters designed for interfacing between TTL or DTL voltage levels and those levels associated with high-impedance junction or MOS FET-type devices. These devices offer the system designer the flexibility of tailoring the output voltage swing to his application. This can be accomplished by varying the V_{CC2} and V_{CC3} supply voltage within the ranges shown in Figure 1. Typical applications include interfacing with MOS shift registers and analog gates.

The SN55180 is characterized for operation over the full military temperature range of -55°C to 125°C ; the SN75180 is characterized for operation from 0°C to 70°C .

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage V_{CC1} (see Note 1)	7 V
Supply voltage V_{CC2} (see Note 1)	-30 V
Supply voltage V_{CC3} (see Note 1)	30 V
V_{CC3} to V_{CC2} voltage differential	40 V
Input voltage (see Note 1)	5.5 V
Continuous total dissipation at (or below) 70°C free-air temperature (see Note 2)	300 mW
Operating free-air temperature range: SN55180 Circuits	-55°C to 125°C
SN75180 Circuits	0°C to 70°C
Storage temperature range	-65°C to 150°C
Lead temperature 1/16 inch from case for 60 seconds	300°C

NOTES: 1. Voltage values are with respect to network ground terminal.

2. For operation of the SN55180 above 70°C free-air temperature, refer to Dissipation Derating Curves in the Thermal Information section, which starts on page 19.

TYPES SN55180, SN75180 DUAL NAND TTL-TO-MOS LEVEL CONVERTERS

recommended operating conditions

	SN55180			SN75180			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, V_{CC1}	4.5	5	5.5	4.75	5	5.25	V
Supply voltage, V_{CC2} (See Figure 1)	-8	-25	-8	-25	-25	-25	V
Supply voltage, V_{CC3} (See Figure 1)			+25			+25	V
Operating free-air temperature, T_A	-55	125	0	0	70	70	°C

Figure 1 shows the boundary conditions within which it is recommended that the SN55180 and SN75180 be operated for proper functioning of these converters. The range of operation for supply V_{CC2} is shown on the horizontal axis. V_{CC2} must be between -25 V and -8 V. The allowable range for V_{CC3} is governed by V_{CC2} . After a value for V_{CC2} has been chosen, V_{CC3} may be selected as any value along a vertical line passing through the V_{CC2} value and terminated by the boundaries of the recommended operating region. A voltage difference between supplies of at least 5 volts should be maintained for adequate output voltage swing.




FIGURE 1

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)
(see note 3)

PARAMETER	TEST CONDITIONS [†]	MIN	TYP [‡]	MAX	UNIT
V_{IH} High-level input voltage		2			V
V_{IL} Low-level input voltage			0.8		V
V_{OH} High-level output voltage	$V_{CC1} = \text{MIN}$, $V_I = 0.8 \text{ V}$, $I_{OH} = 0$		$V_{CC3} - 0.2$		V
V_{OL} Low-level output voltage	$V_{CC1} = \text{MIN}$, $V_I = 2 \text{ V}$			$V_{CC2} + 2$	V
$R_{\text{pull-up}}$ Output pull-up resistor (internal)	$T_A = 25^\circ\text{C}$	11.5	16	20	kΩ
I_{IH} High-level input current	$V_{CC1} = \text{MAX}$, $V_I = 2.4 \text{ V}$		5		μA
I_I Input current at maximum input voltage	$V_{CC1} = \text{MAX}$, $V_I = 5.5 \text{ V}$		1		mA
I_{IL} Low-level input current	$V_{CC1} = \text{MAX}$, $V_I = 0.4 \text{ V}$		0.2	0.4	mA
$I_{CC1(H)}$ Supply current from V_{CC1} , outputs high (both converters)	$V_{CC1} = \text{MAX}$, all inputs at 0 V, outputs open		440	820	μA
$I_{CC1(L)}$ Supply current from V_{CC1} , outputs low (both converters)	$V_{CC1} = \text{MAX}$, all inputs at 4.5 V, outputs open		1.7	3.2	mA
$I_{CC3(H)}$ Supply current from V_{CC3} , outputs high (both converters)	$V_{CC3} = \text{MAX}$, all inputs at 0.8 V, outputs open		20		μA

NOTE 3: Minimum and maximum limits apply for all allowable values of V_{CC2} and V_{CC3} .

[†]For conditions shown as MIN or MAX, use appropriate value specified under recommended operating conditions for the applicable device type.


switching characteristics

PARAMETER	TEST FIGURE	TEST CONDITIONS	MIN	TYP [‡]	MAX	UNIT
t_{PLH} Propagation delay time, low-to-high-level output	2	$C_L = 15 \text{ pF}$, See Figure 2		85		ns
t_{PHL} Propagation delay time, high-to-low-level output		$C_L = 15 \text{ pF}$, See Figure 2		85		ns

[‡]All typical values are at $V_{CC1} = 5 \text{ V}$, $V_{CC2} = -22 \text{ V}$, $V_{CC3} = 8 \text{ V}$, $T_A = 25^\circ\text{C}$.

TYPES SN55180, SN75180 DUAL NAND TTL-TO-MOS LEVEL CONVERTERS

PARAMETER MEASUREMENT INFORMATION



NOTES: A. The pulse generator has the following characteristics: $Z_{out} = 50 \Omega$, $t_r = 10 \text{ ns}$, $t_f = 10 \text{ ns}$, $PRR = 500 \text{ kHz}$, $t_w = 500 \text{ ns}$.
 B. C_L includes probe and jig capacitance.

FIGURE 2

TYPICAL CHARACTERISTICS†




FIGURE 3




FIGURE 4




FIGURE 5

† Data for temperatures below 0 °C and above 70 °C is applicable to SN55180 circuits only.

INTERFACE CIRCUITS

TYPES SN75320, SN75321 DUAL ECL-TO-MOS DRIVERS

BULLETIN NO. DLS 7712473, APRIL 1977

MOS MEMORY INTERFACE

- Dual ECL-to-MOS Drivers
- Versatile Interface Circuit for Use Between ECL and High-Current, High-Voltage Systems
- Operates from Standard Bipolar and MOS Supply Voltages
- High-Speed Switching
- Inputs Compatible with Series 10000 ECL and Other Similar ECL Families
- Compatible with Many Popular MOS RAMs
- Negligible 12-V Supply Current and Low 5-V Supply Current when Output is at a Low Level
- Requires 2 External P-N-P Transistors per Package for Operation (Use of TIS149, A5T4260, or A5T4261 Recommended)


description

The SN75320 and SN75321 are monolithic dual ECL-to-MOS driver interface circuits. The devices accept standard input signals from Series 10000 ECL and other similar ECL families and provide high-current, high-voltage output levels suitable for driving MOS circuits. Due to the low power dissipation when the driver output is at a low level, these devices are ideal for driving N-channel RAMs such as the 4-K TMS 4030.


The SN75320 and SN75321 operate from a standard TTL V_{CC} supply (V_{CC1}), ECL V_{EE} supply, (V_{EE}), and the MOS V_{SS} supply (V_{CC2}). These devices have been optimized for operation with a V_{CC2} supply voltage from 12 volts to 15 volts, but they are designed to be usable over a much wider range of V_{CC2}.

Both devices require two external p-n-p transistors per package. Suggested p-n-p transistors are TIS149, A5T4260, and A5T4261. The SN75320 requires an externally generated ECL input reference voltage, V_{BB}, while the SN75321 features an internally fixed ECL input reference voltage, V_{BB}, of -1.3 V ± 10%. The SN75320 can also be used with differential inputs. Both devices are characterized for operation from 0°C to 70°C.

J OR N
DUAL-IN-LINE PACKAGE (TOP VIEW)
SN75320



SN75321



Required external p-n-p transistors should be located as close as possible to the SN75320/SN75321.
NC—No internal connection


FUNCTION TABLE

INPUT	OUTPUT
A	Y
H	H
L	L

H = high level, L = low level

TYPES SN75320, SN75321 DUAL ECL-TO-MOS DRIVERS

schematics of inputs and outputs



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage range of V _{CC1} (see Note 1)	-0.5 V to 7 V
Supply voltage range of V _{CC2}	-0.5 V to 15 V
Supply voltage range of V _{EE}	-8 V to 0.5 V
Negative voltage of V _{CC1} or V _{CC2} with respect to V _{EE}	-0.5 V
Input voltage range	-8 V to 0.5 V
Input voltage with respect to V _{BB} (SN75320)	5.5 V
Negative voltage at any input with respect to V _{EE}	-5 V
Continuous total dissipation at (or below) 25°C free-air temperature (see Note 2):			
J package	1025 mW
N package	1150 mW
Operating free-air temperature range	0°C to 70°C
Storage temperature range	-65°C to 150°C
Lead temperature 1/16 inch from case for 60 seconds: J package	300°C
Lead temperature 1/16 inch from case for 10 seconds: N package	260°C

- NOTES: 1. Voltage values are with respect to network ground terminal unless otherwise noted.
 2. For operation above 25°C free-air temperature, refer to the Dissipation Derating Curves in the Thermal Information section, which starts on page 19. In the J package, SN75320 and SN75321 chips are glass-mounted.

recommended operating conditions

	SN75320			SN75321			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, V _{CC1}	4.75	5	5.25	4.75	5	5.25	V
Supply voltage, V _{CC2}	4.75	12	15	4.75	12	15	V
Supply voltage, V _{EE}	-4.68	-5.2	-5.72	-4.68	-5.2	-5.72	V
Supply voltage, V _{BB}	-1.23	-1.3	-1.37				V
Operating free-air temperature, T _A	0	70	0	70	70	70	°C
Load capacitance, C _L	200			200			pF

TYPES SN75320, SN75321

DUAL ECL-TO-MOS DRIVERS

definition of input logic levels (see Note 3)

PARAMETER	SN75320			SN75321			UNIT
	B (LEAST POSITIVE)	A (MOST POSITIVE)	B (LEAST POSITIVE)	A (MOST POSITIVE)	B (LEAST POSITIVE)	A (MOST POSITIVE)	
V _{IH} High-level input voltage at input A	-1.15	-0.7	-0.9	-0.7			V
V _{IL} Low-level input voltage at input A	V _{EE}	-1.45	V _{EE}	-1.6			V
High-level differential input voltage	150						mV
Low-level differential input voltage		-150					mV

NOTE 3: This data sheet uses the algebraic limit system that has been adopted by the International Electrotechnical Commission for logic voltage levels. The A limit is the more positive (less negative) limit; the B limit is the less positive (more negative) limit.

electrical characteristics over recommended ranges of V_{CC1}, V_{CC2}, V_{EE}, and operating free-air temperature (unless otherwise noted) with V_{BB} = -1.3 V for SN75320.

PARAMETER	TEST CONDITIONS	SN75320			SN75321			UNIT
		MIN	TYP [†]	MAX	MIN	TYP [†]	MAX	
V _{OH} High-level output voltage	V _{IH} = V _{IHB}	I _{OH} = -10 mA	V _{CC2} = -1.1 V	V _{CC2} = -0.7	V _{CC2} = -1.1 V	V _{CC2} = -0.7	V _{CC2} = -1.1 V	V
		I _{OH} = -400 μA	V _{CC2} = -0.5 V	V _{CC2} = -0.3	V _{CC2} = -0.5 V	V _{CC2} = -0.3	V _{CC2} = -0.4 V	
		I _{OH} = -200 μA	V _{CC2} = -0.4 V	V _{CC2} = -0.2	V _{CC2} = -0.4 V	V _{CC2} = -0.2	V _{CC2} = -0.4 V	
V _{OL} Low-level output voltage	V _{CC2} = 11.4 V, V _{IL} = V _{ILA} , I _{OL} = 10 mA		0.12	0.5		0.12	0.5	V
I _{IH} High-level input current	V _{EE} = -5.72 V, V _I = -0.7 V		80	800		80	800	μA
I _{IL} Low-level input current	V _{EE} = -5.72 V, V _I = -2 V		-10			-10		μA
	V _{EE} = -5.72 V, V _I = -5.72 V		-100			-100		
I _{CC1 (H)} Supply current from V _{CC1} , both outputs high	V _{CC1} = 5.25 V, V _{CC2} = 15 V, V _{EE} = -5.72 V, No load		18	26		18	26	mA
I _{CC2 (H)} Supply current from V _{CC2} , both outputs high			9	13		9	13	
I _{EE (H)} Supply current from V _{EE} , both outputs high			-8	-12		-10	-15	
I _{BB (H)} Supply current from V _{BB} , both outputs high			-10					μA
I _{CC1 (L)} Supply current from V _{CC1} , both outputs low	V _{CC1} = 5.25 V, V _{CC2} = 15 V, V _{EE} = -5.72 V, No load		18	25		18	25	mA
I _{CC2 (L)} Supply current from V _{CC2} , both outputs low			0.5			0.5		
I _{EE (L)} Supply current from V _{EE} , both outputs low			-12	-17		-14	-20	
I _{BB (L)} Supply current from V _{BB} , both outputs low			80	800				μA


[†] All typical values are at V_{CC1} = 5 V, V_{CC2} = 12 V, V_{EE} = -5.2 V, V_{BB} = -1.3 V (SN75320), and T_A = 25°C.

switching characteristics, V_{CC1} = 5V, V_{CC2} = 12 V, V_{EE} = -5.2V, T_A = 25°C

PARAMETER	TEST CONDITIONS	BOTH TYPES			UNIT
		MIN	TYP	MAX	
t _{DLH} Delay time, low-to-high-level output	C _L = 300 pF, See Figure 1		16	24	ns
t _{DHL} Delay time, high-to-low-level output			30	43	
t _{TLH} Transition time, low-to-high-level output			10	20	
t _{THL} Transition time, high-to-low-level output			14	20	
t _{PLH} Propagation delay time, low-to-high-level output			26	44	
t _{PHL} Propagation delay time, high-to-low-level output			44	62	

TYPES SN75320, SN75321 DUAL ECL-TO-MOS DRIVERS

PARAMETER MEASUREMENT INFORMATION



TEST CIRCUIT




FIGURE 1—SWITCHING TIMES

TYPICAL CHARACTERISTICS




FIGURE 2




FIGURE 3




FIGURE 4




FIGURE 5

TYPES SN75320, SN75321 DUAL ECL-TO-MOS DRIVERS

TYPICAL CHARACTERISTICS




FIGURE 6




FIGURE 7




FIGURE 8




FIGURE 9

INTERFACE CIRCUITS

TYPE SN75322 DUAL POSITIVE-AND TTL-TO-MOS DRIVER

BULLETIN NO. DL-S 7712336, MAY 1976—REVISED APRIL 1977

MOS MEMORY INTERFACE

- Versatile Interface Circuit for Use Between TTL and High-Current, High-Voltage Systems
- Operates from Standard Bipolar and MOS Supply Voltages
- High-Speed Switching
- TTL- and DTL-Compatible Inputs
- Separate Driver Address Inputs with Common Strobe
- V_{OH} and V_{OL} Compatible with TMS4030 4K RAM and Other Popular MOS RAMs
- Negligible 12-V Supply Current and Low 5-V Supply Current when Output is at a Low Level
- Output in High-Impedance State if 5-V Supply is Lost
- Requires 2 External P-N-P Transistors per Package for Operation (Use of TIS149, A5T4260, or A5T4261 is Recommended)



description

The SN75322 is a monolithic dual TTL-to-MOS driver and interface circuit. The device has separate driver address inputs with common strobe. The device accepts standard TTL and DTL input signals and provides high-current and high-voltage output levels suitable for driving MOS circuits. The SN75322 is designed for driving N-Channel RAMs where low power dissipation is desirable when the driver output is at a low level. Specifically, it may be used to drive the chip-enable input of the TMS4030 MOS RAM.

The SN75322 requires two external P-N-P transistors per package. Suggested P-N-P transistors are TIS149, A5T4260, or A5T4261.

The SN75322 operates from the TTL 5-volt supply and the MOS V_{DD} supply. With the use of an external pull-down resistor, the driver output of the SN75322 will be forced to the low level if the 5-volt supply is lost. The SN75322 is characterized for operation from 0°C to 70°C .

schematics of inputs and outputs



TYPE SN75322

DUAL POSITIVE-AND TTL-TO-MOS DRIVER

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage range of V _{CC1} (see Note 1)	—0.5 V to 7 V
Supply voltage range of V _{CC2}	—0.5 V to 15 V
Input voltage	5.5 V
Continuous total dissipation at (or below) 25°C free-air temperature (see Note 2): J package	1025 mW
	N package
	1150 mW
Operating free-air temperature range	0°C to 70°C
Storage temperature range	—65°C to 150°C
Lead temperature 1/16 inch from case for 60 seconds: J package	300°C
Lead temperature 1/16 inch from case for 10 seconds: N package	260°C

NOTES: 1. Voltage values are with respect to network ground terminal unless otherwise noted.

2. For operation above 25°C free-air temperature, refer to Dissipation Derating Curves in the Thermal Information section, which starts on page 19. In the J package, SN75322 chips are glass-mounted.

recommended operating conditions

	MIN	NOM	MAX	UNIT
Supply voltage, V _{CC1}	4.75	5	5.25	V
Supply voltage, V _{CC2}	4.75	12	15	V
Operating free-air temperature, T _A	0		70	°C
Load capacitance, C _L		200		pF

electrical characteristics over recommended ranges of V_{CC1}, V_{CC2}, and operating free-air temperature (unless otherwise noted)

PARAMETER	TEST CONDITIONS		MIN	TYP [†]	MAX	UNIT
V _{IH} High-level input voltage			2			V
V _{IL} Low-level input voltage				0.8		V
V _{OH} High-level output voltage	V _{IH} = 2 V, I _{OH} = —10 mA		V _{CC2} —1.1	V _{CC2} —0.9		
	V _{IH} = 2 V, I _{OH} = —400 μA		V _{CC2} —0.5	V _{CC2} —0.25		
	V _{IH} = 2 V, I _{OH} = —200 μA		V _{CC2} —0.4	V _{CC2} —0.2		
V _{OL} Low-level output voltage	V _{CC2} = 11.4 V, V _I = 0.8 V, I _{OL} = 10 mA			0.23	0.5	V
I _I Input current at maximum input voltage	V _I = 5.5 V			1		mA
I _{IIH} High-level input current	A Inputs	V _I = 2.4 V		40		μA
	E Input			80		
I _{IIL} Low-level input current	A Inputs	V _I = 0.4 V		—1	—1.6	mA
	E Input			—2	—3.2	
I _{CC1(L)} Supply current from V _{CC1} , both outputs low	V _{CC1} = 5.25 V, V _{CC2} = 15 V, All inputs at 0 V, No load			15	20	mA
I _{CC2(L)} Supply current from V _{CC2} , both outputs low	V _{CC1} = 5.25 V, V _{CC2} = 15 V, All inputs at 0 V, No load			0.01	0.5	mA
I _{CC1(H)} Supply current from V _{CC1} , both outputs high	V _{CC1} = 5.25 V, V _{CC2} = 15 V, All inputs at 5 V, No load			24	34	mA
I _{CC2(H)} Supply current from V _{CC2} both outputs high	V _{CC1} = 5.25 V, V _{CC2} = 15 V, All inputs at 5 V, No load			9.5	14	mA

[†]All typical values are at V_{CC1} = 5 V, V_{CC2} = 12 V, and T_A = 25°C.



TYPE SN75322

DUAL POSITIVE-AND TTL-TO-MOS DRIVER

switching characteristics, $V_{CC1} = 5\text{ V}$, $V_{CC2} = 12\text{ V}$, $T_A = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t_{DLH} Delay time, low-to-high-level output	$C_L = 300\text{ pF}$, See Figure 1	16	21	ns	
t_{DHL} Delay time, high-to-low-level output		18	24	ns	
t_{TLH} Transition time, low-to-high-level output		11	17	ns	
t_{THL} Transition time, high-to-low-level output		13	20	ns	
t_{PLH} Propagation delay time, low-to-high-level output		12	27	38	ns
t_{PHL} Propagation delay time, high-to-low-level output		14	31	44	ns

PARAMETER MEASUREMENT INFORMATION



NOTES: A. The pulse generator has the following characteristics: PRR = 1 MHz, $Z_{out} \approx 50\Omega$.
 B. C_L includes probe and jig capacitance.

FIGURE 1—SWITCHING TIMES, EACH DRIVER

TYPE SN75322

DUAL POSITIVE-AND TTL-TO-MOS DRIVER





FIGURE 2



NOTE: The external P-N-P transistors should be located as close as possible to the SN75322.

FIGURE 3-SN75322 DRIVING TMS4030 MEMORIES

INTERFACE CIRCUITS


TYPE SN75350 DUAL NAND TTL-TO-MOS DRIVER

BULLETIN NO. DL-S 7712370, MAY 1976 – REVISED APRIL 1977

MOS MEMORY INTERFACE

- Lower-Voltage, High-Speed Version of SN75361A
- Versatile Interface Circuit for Use Between TTL and High-Current, High-Voltage Systems
- Capable of Driving High-Capacitance Loads
- Compatible With Many Popular MOS RAMs
- V_{CC2} Supply Voltage Variable over Wide Range . . . 5 V to 18 V
- TTL- and DTL-Compatible Diode-Clamped Inputs
- Operates from Standard Bipolar and MOS Supply Voltages
- Low Standby Power Dissipation
- Special Application . . . 7001 MOS RAM Drivers

JG OR P
DUAL-IN-LINE PACKAGE (TOP VIEW)



description


The SN75350 is a monolithic integrated dual TTL-to-MOS driver and interface circuit. The device accepts standard TTL and DTL input signals and provides high-current and high-voltage output levels suitable for driving MOS circuits. Specifically, it may be used to drive address, control, and timing inputs for several types of MOS RAMs.

The SN75350 operates from the TTL 5-volt supply and the MOS V_{SS} supply in many applications. This device has been optimized for operation with V_{CC2} supply voltage from 12 volts to 18 volts; however, it is designed so as to be useable over a much wider range of V_{CC2}.

The SN75350 has speed advantages over the SN75361A when driving heavy loads with reduced V_{CC2}.

The SN75350 is characterized for operation from 0°C to 70°C.

schematics of inputs and outputs



TYPE SN75350

DUAL NAND TTL-TO-MOS DRIVER

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage range of V _{CC1} (see Note 1)	-0.5 V to 7 V
Supply voltage range of V _{CC2}	-0.5 V to 20 V
Input voltage	5.5 V
Inter-input voltage (see Note 2)	5.5 V
Continuous total dissipation at (or below) 25°C free-air temperature (see Note 3) : JG package	825 mW
	P package	1000 mW
Operating free-air temperature range	0°C to 70°C
Storage temperature range	-65°C to 150°C
Lead temperature 1/16 inch from case for 60 seconds: JG package	300°C
Lead temperature 1/16 inch from case for 10 seconds: P package	260°C

NOTES: 1. Voltage values are with respect to network ground terminal unless otherwise noted.

2. This rating applies between the A input of either driver and the common E input.

3. For operation above 25°C free-air temperature, refer to Dissipation Derating Curves in the Thermal Information section, which starts on page 19. In the JG package, SN75350 chips are glass-mounted.

recommended operating conditions

		MIN	NOM	MAX	UNIT
Supply voltage, V _{CC1}	4.75	5	5.25	V
Supply voltage, V _{CC2}	4.75	15	18	V
Operating free-air temperature, T _A	0	70	°C	

electrical characteristics over recommended ranges of V_{CC1}, V_{CC2}, and operating free-air temperature (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
V _{IH} High-level input voltage		2			V
V _{IL} Low-level input voltage			0.8		V
V _{IK} Input clamp voltage	I _I = -12 mA		-1.5		V
V _{OH} High-level output voltage	V _I L = 0.8 V, I _{OH} = -50 μA V _I L = 0.8 V, I _{OH} = -10 mA	V _{CC2} -1 V _{CC2} -0.7 V _{CC2} -2.3 V _{CC2} -1.8			V
V _{OL} Low-level output voltage	V _I H = 2 V, I _{OL} = 10 mA V _{CC2} = 12 V to 18 V, V _I H = 2 V, I _{OL} = 40 mA		0.15	0.3	V
V _{OK} Output clamp voltage	V _I = 0 V, I _{OH} = 20 mA		V _{CC2} +1.5		V
I _I Input current at maximum input voltage	V _I = 5.5 V		1	mA	
I _{IH} High-level input current	V _I = 2.4 V	A inputs E input	40 80	μA	
I _{IL} Low-level input current	V _I = 0.4 V	A inputs E input	-1 -2	-1.6 -3.2	mA
I _{CC1(H)} Supply current from V _{CC1} , both outputs high	V _{CC1} = 5.25 V, V _{CC2} = 18 V,		2	4	mA
I _{CC2(H)} Supply current from V _{CC2} , both outputs high	All inputs at 0 V, No load			0.5	
I _{CC1(L)} Supply current from V _{CC1} , both outputs low	V _{CC1} = 5.25 V, V _{CC2} = 18 V,		16	24	mA
I _{CC2(L)} Supply current from V _{CC2} , both outputs low	All inputs at 5 V, No load		12	17	
I _{CC2(S)} Supply current from V _{CC2} , standby condition	V _{CC1} = 0 V, V _{CC2} = 18 V, All inputs at 5 V, No load			0.5	mA

[†]All typical values are at V_{CC1} = 5 V, V_{CC2} = 15 V, and T_A = 25°C.


TYPE SN75350

DUAL NAND TTL-TO-MOS DRIVER


switching characteristics, $V_{CC1} = 5 \text{ V}$, $V_{CC2} = 15 \text{ V}$, $T_A = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t_{DLH} Delay time, low-to-high-level output	$C_L = 390 \text{ pF}$, $R_D = 10 \Omega$, See Figure 1	16	24	ns	
t_{DHL} Delay time, high-to-low-level output		15	23	ns	
t_{TLH} Transition time, low-to-high-level output		14	22	ns	
t_{THL} Transition time, high-to-low-level output		16	24	ns	
t_{PLH} Propagation delay time, low-to-high-level output		30	46	ns	
t_{PHL} Propagation delay time, high-to-low-level output		31	47	ns	

PARAMETER MEASUREMENT INFORMATION



TEST CIRCUIT



VOLTAGE WAVEFORMS

- NOTES: A. The pulse generator has the following characteristics:
 PRR = 1 MHz, $Z_{out} \approx 50 \Omega$.
 B. C_L includes probe and jig capacitance.

FIGURE 1—SWITCHING TIMES, EACH DRIVER

TYPICAL CHARACTERISTICS




FIGURE 2

INTERFACE CIRCUITS

TYPE SN75355 QUADRUPLE NAND TTL-TO-MOS DRIVER

BULLETIN NO. DL-S 7712371, MAY 1976 — REVISED APRIL 1977

MOS MEMORY INTERFACE

- Quad Positive-Logic NAND TTL-to-MOS Driver
- Versatile Interface Circuit for Use between TTL and High-Current, High-Voltage Systems
- Capable of Driving High-Capacitance Loads
- Compatible with Many Popular MOS RAMs
- VCC2 Supply Voltage Variable over Wide Range to 18 Volts Maximum
- VCC3 Supply Voltage Pin Available
- VCC3 Pin Can Be Connected to VCC2 Pin in Some Applications
- TTL- and DTL-Compatible Diode-Clamped Inputs
- Operates from Standard Bipolar and MOS Supply Voltages
- Two Common Enable Inputs per Gate-Pair
- High-Speed Switching
- Low Standby Power Dissipation
- High-Speed SN75365-Type Device with Lower VCC2 Voltage Requirement

description


The SN75355 is a monolithic quadruple TTL-to-MOS driver and interface circuit. The device accepts standard TTL and DTL input signals and provides high-current and high-voltage output levels suitable for driving MOS circuits. Specifically, it may be used to drive address, control, and timing inputs for several types of MOS RAMs or microprocessor multiphase clock inputs.

The SN75355 operates from the TTL 5-volt supply and the MOS V_{SS} and V_{BB} supplies in many applications. This device has been optimized for operation with VCC2 supply voltage from 12 volts to 18 volts, and with nominal VCC3 supply voltage from 3 volts to 4 volts higher than VCC2. In some applications the VCC3 power supply can be eliminated by connecting the VCC3 pin to the VCC2 pin.


The SN75355 has speed advantages over the SN75365 when driving highly capacitive loads with VCC2 reduced to within the range of 12 to 15 volts.

The SN75355 is characterized for operation from 0°C to 70°C.

J OR N
DUAL-IN-LINE PACKAGE (TOP VIEW)



schematic (each driver)



TYPE SN75355

QUADRUPLE NAND TTL-TO-MOS DRIVER

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage range of V _{CC1} (see Note 1)	-0.5 V to 7 V
Supply voltage range of V _{CC2}	-0.5 V to 19 V
Supply voltage range of V _{CC3}	-0.5 V to 19 V
Input voltage	5.5 V
Inter-input voltage (see Note 2)	5.5 V
Continuous total dissipation at (or below) 25°C free-air temperature (see Note 3): J package	1025 mW	
	N package	1150 mW
Operating free-air temperature range	0°C to 70°C
Storage temperature range	-65°C to 150°C
Lead temperature 1/16 inch from case for 60 seconds: J package	300°C
Lead temperature 1/16 inch from case for 10 seconds: N package	260°C

NOTES: 1. Voltage values are with respect to network ground terminal unless otherwise noted.

2. This rating applies between any two inputs of any one of the gates.

3. For operation above 25°C free-air temperature, refer to Dissipation Derating Curves in the Thermal Information section, which starts on page 19. In the J package, SN75355 chips are glass-mounted.

recommended operating conditions

		MIN	NOM	MAX	UNIT
Supply voltage, V _{CC1}	4.75	5	5.25	V
Supply voltage, V _{CC2}	4.75	15	18	V
Supply voltage, V _{CC3}	V _{CC2}	18	18	V
Voltage difference between supply voltages: V _{CC3} -V _{CC2}	0	3	4	V
Operating free-air temperature, T _A	0	70	°C

TYPE SN75355
QUADRUPLE NAND TTL-TO-MOS DRIVER

electrical characteristics over recommended ranges of V_{CC1} , V_{CC2} , V_{CC3} and operating free-air temperature (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
VIH	High-level input voltage		2			V
VIL	Low-level input voltage			0.8		V
VIK	Input clamp voltage	$I_I = -12 \text{ mA}$			-1.5	V
VOH	High-level output voltage	$V_{CC3} = V_{CC2} + 3 \text{ V}$, $V_{IL} = 0.8 \text{ V}$, $I_{OH} = -100 \mu\text{A}$	$V_{CC2}-0.3$	$V_{CC2}-0.1$		V
		$V_{CC3} = V_{CC2} + 3 \text{ V}$, $V_{IL} = 0.8 \text{ V}$, $I_{OH} = -10 \text{ mA}$	$V_{CC2}-1.2$	$V_{CC2}-0.9$		
		$V_{CC3} = V_{CC2}$, $V_{IL} = 0.8 \text{ V}$, $I_{OH} = -50 \mu\text{A}$	$V_{CC2}-1$	$V_{CC2}-0.7$		
		$V_{CC3} = V_{CC2}$, $V_{IL} = 0.8 \text{ V}$, $I_{OH} = -10 \text{ mA}$	$V_{CC2}-2.3$	$V_{CC2}-1.8$		
VOL	Low-level output voltage	$V_{IH} = 2 \text{ V}$, $I_{OL} = 10 \text{ mA}$		0.15	0.3	V
		$V_{CC3} = 12 \text{ to } 18 \text{ V}$, $V_{IH} = 2 \text{ V}$, $I_{OL} = 40 \text{ mA}$		0.25	0.5	
VOK	Output clamp voltage	$V_I = 0 \text{ V}$, $I_{OH} = 20 \text{ mA}$			$V_{CC2}+1.5$	V
II	Input current at maximum input voltage	$V_I = 5.5 \text{ V}$			1	mA
I _{IH}	High-level input current	$V_I = 2.4 \text{ V}$	A inputs		40	μA
			E1 and E2 inputs		80	
I _{IL}	Low-level input current	$V_I = 0.4 \text{ V}$	A inputs		-1	mA
			E1 and E2 inputs		-2	
I _{CC1(H)}	Supply current from V_{CC1} , all outputs high	V _{CC1} = 5.25 V, V _{CC2} = 15 V, V _{CC3} = 18 V, All inputs at 0 V, No load		4.5	6.5	mA
I _{CC2(H)}	Supply current from V_{CC2} , all outputs high			-3	-4.5	
I _{CC3(H)}	Supply current from V_{CC3} , all outputs high			3	5	
I _{CC1(L)}	Supply current from V_{CC1} , all outputs low	V _{CC1} = 5.25 V, V _{CC2} = 18 V, V _{CC3} = 18 V, All inputs at 5 V, No load		33	47	mA
I _{CC2(L)}	Supply current from V_{CC2} , all outputs low			2		
I _{CC3(L)}	Supply current from V_{CC3} , all outputs low			19	31	
I _{CC2(H)}	Supply current from V_{CC2} , all outputs high	V _{CC1} = 5.25 V, V _{CC2} = 18 V, V _{CC3} = 18 V, All inputs at 0 V, No load		0.25		mA
I _{CC3(H)}	Supply current from V_{CC3} , all outputs high			0.5		
I _{CC2(S)}	Supply current from V_{CC2} , standby condition			0.25		
I _{CC3(S)}	Supply current from V_{CC3} , standby condition	No load		0.5		mA

[†]All typical values are at $V_{CC1} = 5 \text{ V}$, $V_{CC2} = 15 \text{ V}$, $V_{CC3} = 18 \text{ V}$, and $T_A = 25^\circ\text{C}$, except for V_{OH} for which V_{CC2} and V_{CC3} are as stated under test conditions.


switching characteristics, $V_{CC1} = 5 \text{ V}$, $V_{CC2} = 12 \text{ V}$, $V_{CC3} = 15 \text{ V}$, $T_A = 25^\circ\text{C}$

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{DLH}	Delay time, low-to-high-level output	$C_L = 200 \text{ pF}$, $R_D = 24 \Omega$, See Figure 1	18	28		ns
t _{DHL}	Delay time, high-to-low-level output		11	17		ns
t _{TLH}	Transition time, low-to-high-level output		14	21		ns
t _{THL}	Transition time, high-to-low-level output		13	20		ns
t _{PLH}	Propagation delay time, low-to-high-level output		32	49		ns
t _{PHL}	Propagation delay time, high-to-low-level output		24	37		ns


TYPE SN75355

QUADRUPLE NAND TTL-TO-MOS DRIVER

PARAMETER MEASUREMENT INFORMATION



TEST CIRCUIT



VOLTAGE WAVEFORMS

NOTES: A. The pulse generator has the following characteristics: PRR = 1 MHz, $Z_{out} \approx 50 \Omega$.
B. C_L includes probe and jig capacitance.

FIGURE 1—SWITCHING TIMES, EACH DRIVER

TYPICAL CHARACTERISTICS




FIGURE 2




FIGURE 3


FUTURE PRODUCT TO BE ANNOUNCED

TYPE SN75357 QUADRUPLE TTL-TO-MOS DRIVER WITH 3-STATE OUTPUTS

APRIL 1977

- Quadruple Inverting TTL-to-MOS Driver
- 3-State Outputs
- CMOS Applications
- Very Low Transient Current During Switching
- Separate Address and Enable/Disable Inputs for Each Driver
- V_{CC2} Variable Over Wide Range . . . 5 V to 15 V
- High-Speed Switching

J OR N DUAL-IN-LINE PACKAGE (TOP VIEW)



NC—No internal connection

description

The SN75357 is a monolithic quadruple TTL-to-MOS driver with three-state outputs. The device has very low transient current during switching. It features a V_{OH} level of $V_{CC2} - 1.6$ volts minimum, and a V_{OL} level of 1.3 volts maximum. The circuit performance is similar to that of the SN75367.

The SN75357 will be characterized for operation from 0°C to 70°C.

supply voltages: $V_{CC1} = 5$ V
 V_{CC2} variable from 5 V to 15 V

5

INTERFACE CIRCUITS

TYPE SN75361A


DUAL NAND TTL-TO-MOS DRIVER

BULLETIN NO. DL-S 7712054, SEPTEMBER 1973—REVISED APRIL 1977

MOS MEMORY INTERFACE

- Dual Positive-Logic NAND TTL-to-MOS Driver
- Versatile Interface Circuit for Use between TTL and High-Current, High-Voltage Systems
- Capable of Driving High-Capacitance Loads
- Compatible with Many Popular MOS RAMs
- VCC2 Supply Voltage Variable over Wide Range to 24 Volts Maximum
- TTL and DTL Compatible Diode-Clamped Inputs
- Operates from Standard Bipolar and MOS Supply Voltages
- High-Speed Switching
- Transient Overdrive Minimizes Power Dissipation
- Low Standby Power Dissipation

JG OR P
DUAL-IN-LINE PACKAGE
(TOP VIEW)




description

The SN75361A is a monolithic integrated dual TTL-to-MOS driver and interface circuit. The device accepts standard TTL and DTL input signals and provides high-current and high-voltage output levels suitable for driving MOS circuits. Specifically, it may be used to drive address, control, and timing inputs for several types of MOS RAMs including the TMS 1103 and TMS 4062.

The SN75361A operates from the TTL 5-volt supply and the MOS VSS supply in many applications. This device has been optimized for operation with VCC2 supply voltage from 16 volts to 20 volts; however, it is designed so as to be useable over a much wider range of VCC2.

The SN75361A is characterized for operation from 0°C to 70°C.

schematic (each driver)



TYPE SN75361A DUAL NAND TTL-TO-MOS DRIVER

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage range of V _{CC1} (see Note 1)	-0.5 V to 7 V
Supply voltage range of V _{CC2}	-0.5 V to 25 V
Input voltage	5.5 V
Inter-input voltage (see Note 2)	5.5 V
Continuous total dissipation at (or below) 25°C free-air temperature (see Note 3):	
JG package	825 mW
P package	1000 mW
Operating free-air temperature range	0°C to 70°C
Storage temperature range	-65°C to 150°C
Lead temperature 1/16 inch from case for 60 seconds: JG package	300°C
Lead temperature 1/16 inch from case for 10 seconds: P package	260°C

NOTES: 1. Voltage values are with respect to network ground terminal unless otherwise noted.

2. This rating applies between the A input of either driver and the common E input.

3. For operation above 25°C free-air temperature, refer to Dissipation Derating Curves in the Thermal Information section, which starts on page 19. In the JG package, SN75361A chips are glass-mounted.

recommended operating conditions

	MIN	NOM	MAX	UNIT
Supply voltage, V _{CC1}	4.75	5	5.25	V
Supply voltage, V _{CC2}	4.75	20	24	V
Operating free-air temperature, T _A	0	70		°C

TYPE SN75361A

DUAL NAND TTL-TO-MOS DRIVER

electrical characteristics over recommended ranges of V_{CC1} , V_{CC2} , and operating free-air temperature (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
V_{IH} High-level input voltage		2			V
V_{IL} Low-level input voltage			0.8		V
V_{IK} Input clamp voltage	$I_I = -12 \text{ mA}$			-1.5	V
V_{OH} High-level output voltage	$V_{IL} = 0.8 \text{ V}$, $I_{OH} = -50 \mu\text{A}$	$V_{CC2}-1$	$V_{CC2}-0.7$		V
	$V_{IL} = 0.8 \text{ V}$, $I_{OH} = -10 \text{ mA}$	$V_{CC2}-2.3$	$V_{CC2}-1.8$		
V_{OL} Low-level output voltage	$V_{IH} = 2 \text{ V}$, $I_{OL} = 10 \text{ mA}$		0.15	0.3	V
	$V_{CC2} = 15 \text{ V}$ to 24 V , $V_{IH} = 2 \text{ V}$, $I_{OL} = 40 \text{ mA}$		0.25	0.5	V
V_{OK} Output clamp voltage	$V_I = 0 \text{ V}$, $I_{OH} = 20 \text{ mA}$			$V_{CC2}+1.5$	V
I_I Input current at maximum input voltage	$V_I = 5.5 \text{ V}$		1		mA
I_{IH} High-level input current	$V_I = 2.4 \text{ V}$	A inputs E input	40 80		μA
I_{IL} Low-level input current	$V_I = 0.4 \text{ V}$	A inputs E input	-1 -2	-1.6 -3.2	mA
$I_{CC1(H)}$ Supply current from V_{CC1} , both outputs high	$V_{CC1} = 5.25 \text{ V}$,	$V_{CC2} = 24 \text{ V}$,		2	4
$I_{CC2(H)}$ Supply current from V_{CC2} , both outputs high	All inputs at 0 V,	No load			mA
$I_{CC1(L)}$ Supply current from V_{CC1} , both outputs low	$V_{CC1} = 5.25 \text{ V}$,	$V_{CC2} = 24 \text{ V}$,		16	24
$I_{CC2(L)}$ Supply current from V_{CC2} , both outputs low	All inputs at 5 V,	No load		7	13
$I_{CC2(S)}$ Supply current from V_{CC2} , standby condition	$V_{CC1} = 0 \text{ V}$, All inputs at 5 V,	$V_{CC2} = 24 \text{ V}$, No load			0.5 mA



[†]All typical values are at $V_{CC1} = 5 \text{ V}$, $V_{CC2} = 20 \text{ V}$, and $T_A = 25^\circ\text{C}$.

switching characteristics, $V_{CC1} = 5 \text{ V}$, $V_{CC2} = 20 \text{ V}$, $T_A = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t_{DLH} Delay time, low-to-high-level output	$C_L = 390 \text{ pF}$, $R_D = 10 \Omega$, See Figure 1	11	24		ns
t_{DHL} Delay time, high-to-low-level output		10	20		ns
t_{TLH} Transition time, low-to-high-level output		25	40		ns
t_{THL} Transition time, high-to-low-level output		21	35		ns
t_{PLH} Propagation delay time, low-to-high-level output		10	36	55	ns
t_{PHL} Propagation delay time, high-to-low-level output		10	31	47	ns

TYPE SN75361A DUAL NAND TTL-TO-MOS DRIVER

PARAMETER MEASUREMENT INFORMATION







NOTES: A. The pulse generator has the following characteristics: PRR = 1 MHz, $Z_{out} \approx 50 \Omega$.
 B. C_L includes probe and jig capacitance.

FIGURE 1—SWITCHING TIMES, EACH DRIVER

TYPE SN75361A

DUAL NAND TTL-TO-MOS DRIVER

TYPICAL CHARACTERISTICS



TYPE SN75361A

DUAL NAND TTL-TO-MOS DRIVER

TYPICAL CHARACTERISTICS




FIGURE 6




FIGURE 7




FIGURE 8




FIGURE 9




FIGURE 10




FIGURE 11

TYPE SN75361A DUAL NAND TTL-TO-MOS DRIVER

TYPICAL APPLICATION DATA




FIGURE 12—INTERCONNECTION OF SN75361A DEVICES WITH TMS4062-TYPE P-CHANNEL MOS RAM.




FIGURE 13—INTERCONNECTION OF SN75361A DEVICES WITH '1103-TYPE SILICON-GATE MOS RAM'

TYPE SN75361A DUAL NAND TTL-TO-MOS DRIVER

TYPICAL APPLICATION DATA





FIGURE 14—INTERCONNECTION OF SN75361A DEVICES WITH 7001-TYPE N-CHANNEL MOS RAM.



NOTE: $R_D \approx 10 \Omega$ to 30Ω (optional).

FIGURE 15—USE OF DAMPING RESISTOR TO REDUCE OR
ELIMINATE OUTPUT TRANSIENT OVERSHOOT IN
CERTAIN SN75361A APPLICATIONS

Applications using SN75361A as interface devices between TTL inputs and the address, control, and timing inputs for three types of MOS RAMs are shown in Figures 12, 13, and 14. A silicon diode is used in Figures 13 and 14 to increase the SN75361A high-level output voltage to obtain the desired high-level input voltage required by these MOS RAMs. An extra power supply could be used in place of the diode.

Figures 12, 13, and 14 show the use of the SN75361A over a wide range of V_{CC2} supply voltages. The device may even be used as a TTL gate, if desired, by connecting V_{CC2} to 5 volts.

The fast switching speeds of this device may produce undesirable output transient overshoot because of load or wiring inductance. A small series damping resistor may be used to reduce or eliminate this output transient overshoot. The optimum value of the damping resistor to use depends on the specific load characteristics and switching speed. A typical value would be between 10Ω and 30Ω . See Figure 15.

TYPE SN75361A

DUAL NAND TTL-TO-MOS DRIVER

THERMAL INFORMATION

power dissipation precautions

Significant power may be dissipated in the SN75361A driver when charging and discharging high-capacitance loads over a wide voltage range at high frequencies. Figure 5 shows the power dissipated in a typical SN75361A as a function of load capacitance and frequency. Average power dissipated by this driver can be broken into three components:

$$P_T(AV) = P_{DC}(AV) + P_C(AV) + P_S(AV)$$

where $P_{DC}(AV)$ is the steady-state power dissipation with the output high or low, $P_C(AV)$ is the power level during charging or discharging of the load capacitance, and $P_S(AV)$ is the power dissipation during switching between the low and high levels. None of these include energy transferred to the load and all are averaged over a full cycle.

The power components per driver channel are:

$$P_{DC}(AV) = \frac{P_L t_L + P_H t_H}{T}$$

$$P_C(AV) \approx C V_C^2 f$$

$$P_S(AV) = \frac{P_{LH} t_{LH} + P_{HL} t_{HL}}{T}$$




FIGURE 16—OUTPUT VOLTAGE WAVEFORM

where the times are as defined in Figure 16.

P_L , P_H , P_{LH} , and P_{HL} are the respective instantaneous levels of power dissipation and C is load capacitance.

The SN75361A is so designed that P_S is a negligible portion of P_T in most applications. Except at very high frequencies, $t_L + t_H \gg t_{LH} + t_{HL}$ so that P_S can be neglected. Figure 5 for no load demonstrates this point. The power dissipation contributions from both channels are then added together to obtain total device power.

The following example illustrates this power calculation technique. Assume both channels are operating identically with $C = 200 \text{ pF}$, $f = 2 \text{ MHz}$, $V_{CC1} = 5 \text{ V}$, $V_{CC2} = 20 \text{ V}$, and duty cycle = 60% outputs high ($t_H/T = 0.6$). Also, assume $V_{OH} = 19.3 \text{ V}$, $V_{OL} = 0.1 \text{ V}$, P_S is negligible, and that the current from V_{CC2} is negligible when the output is high.

On a per-channel basis using data sheet values:

$$P_{DC}(AV) = \left[(5 \text{ V}) \left(\frac{2 \text{ mA}}{2} \right) + (20 \text{ V}) \left(\frac{0 \text{ mA}}{2} \right) \right] (0.6) + \left[(5 \text{ V}) \left(\frac{16 \text{ mA}}{2} \right) + (20 \text{ V}) \left(\frac{7 \text{ mA}}{2} \right) \right] (0.4)$$

$$P_{DC}(AV) = 47 \text{ mW per channel}$$

$$P_C(AV) \approx (200 \text{ pF}) (19.2 \text{ V})^2 (2 \text{ MHz})$$

$$P_C(AV) \approx 148 \text{ mW per channel.}$$

For the total device dissipation of the two channels:

$$P_T(AV) \approx 2 (47 + 148)$$

$$P_T(AV) \approx 390 \text{ mW typical for total package.}$$

INTERFACE CIRCUITS

TYPE SN75363 DUAL POSITIVE-AND TTL-TO-MOS DRIVER

BULLETIN NO. DLS 7712359, FEBRUARY 1976 — REVISED APRIL 1977

MOS MEMORY INTERFACE

- Versatile Interface Circuit for Use between TTL and High-Current, High-Voltage Systems
- Capable of Driving High-Capacitance Loads
- Compatible with Many Popular MOS RAMs
- Operates from Standard Bipolar and MOS Supply Voltages
- High-Speed Switching
- TTL- and DTL-Compatible Inputs
- Separate Driver Address Inputs with Common Strobe
- VCC2 Supply Voltage Variable Over Wide Range
- VCC3 Supply Voltage Pin Available
- VCC3 Pin can be Connected to VCC2 Pin in Some Applications
- Damping Resistor Eliminates Undesired Output Transient Overshoot
- Transient Overdrive Improves Fall Time

description


The SN75363 is a monolithic dual TTL-to-MOS driver and interface circuit. The device accepts standard TTL and DTL input signals and provides high-current high-voltage output levels suitable for driving MOS circuits. Specifically, it may be used to drive the chip-enable clock input of the TMS4030 MOS RAM and the address, control, and timing inputs for several other types of MOS RAMs.

The SN75363 operates from the TTL 5-volt supply and the MOS V_{SS} and V_{DD} supplies. This device has been optimized for operation with VCC2 supply voltage from 11 volts to 15 volts, and with nominal VCC3 supply voltage from 3 to 4 volts higher than VCC2. In some applications the VCC3 power supply can be eliminated by connecting the VCC3 pin to the VCC2 pin.


A small series damping resistor has been included in the design to eliminate undesired output transient overshoot due to load or wiring inductance.

The SN75363 is characterized for operation from 0°C to 70°C.

schematics of inputs and outputs



NC—No internal connection.



TYPE SN75363

DUAL POSITIVE-AND TTL-TO-MOS DRIVER

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage range of V_{CC1} (see Note 1)	-0.5 V to 7 V
Supply voltage range of V_{CC2}	-0.5 V to 16 V
Supply voltage range of V_{CC3}	-0.5 V to 19 V
Input voltage	5.5 V
Continuous total dissipation at (or below) 25°C free-air temperature (see Note 2): J package	1025 mW	
	N package	1150 mW	
Operating free-air temperature range	0°C to 70°C
Storage temperature range	-65°C to 150°C
Lead temperature 1/16 inch from case for 60 seconds: J package	300°C
Lead temperature 1/16 inch from case for 10 seconds: N package	260°C

NOTES: 1. Voltage values are with respect to network ground terminal unless otherwise noted.

2. For operation above 25°C free-air temperature, refer to Dissipation Derating Curves in the Thermal Information section, which starts on page 19. In the J package, SN75363 chips are glass-mounted.

recommended operating conditions

		MIN	NOM	MAX	UNIT
Supply voltage, V_{CC1}	4.75	5	5.25	V
Supply voltage, V_{CC2}	4.75	12	15	V
Supply voltage, V_{CC3}	V_{CC2}	15	18	V
Voltage difference between supply voltages: $V_{CC3}-V_{CC2}$	0	3	4	V
Operating free-air temperature, T_A	0	70	70	°C

electrical characteristics over recommended ranges of V_{CC1} , V_{CC2} , V_{CC3} , and operating free-air temperature (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
V_{IH} High-level input voltage			2			V
V_{IL} Low-level input voltage				0.8		V
V_{OH} High-level output voltage	$V_{CC2}+3\text{ V} = V_{CC3}$, $V_{IH} = 2\text{ V}$, $I_{OH} = -10\text{ mA}$	$V_{CC2}-1.2$	$V_{CC2}-1.0$			V
	$V_{CC2}+3\text{ V} = V_{CC3}$, $V_{IH} = 2\text{ V}$, $I_{OH} = -100\text{ }\mu\text{A}$	$V_{CC2}-0.3$	$V_{CC2}-0.15$			
	$V_{CC2} = V_{CC3}$, $V_{IH} = 2\text{ V}$, $I_{OH} = -50\text{ }\mu\text{A}$	$V_{CC2}-1$	$V_{CC2}-0.7$			
V_{OL} Low-level output voltage	$V_{CC2} = 10.8\text{ V}$, $V_{CC3} = 10.8\text{ V}$, $V_{IL} = 0.8\text{ V}$, $I_{OL} = 10\text{ mA}$		0.3	0.5		V
I_I Input current at maximum input voltage		$V_I = 5.5\text{ V}$		1		mA
I_{IH} High-level input current	A inputs	$V_I = 2.4\text{ V}$		40		μA
	E input			80		
I_{IL} Low-level input current	A inputs	$V_I = 0.4\text{ V}$		-1	-1.6	mA
	E input			-2	-3.2	
$I_{CC1(L)}$ Supply current from V_{CC1} , both outputs low		$V_{CC1} = 5.25\text{ V}$, $V_{CC2} = 12\text{ V}$, $V_{CC3} = 12\text{ V}$, All inputs at 0 V, No load		7	11	mA
$I_{CC2(L)}$ Supply current from V_{CC2} , both outputs low		$V_{CC1} = 5\text{ V}$, $V_{CC2} = 15\text{ V}$, $V_{CC3} = 18\text{ V}$, All inputs at 0 V, No load		0.8	1.2	
$I_{CC3(L)}$ Supply current from V_{CC3} , both outputs low		All inputs at 0 V, No load		5	9	
$I_{CC1(H)}$ Supply current from V_{CC1} , both outputs high		$V_{CC1} = 5.25\text{ V}$, $V_{CC2} = 12\text{ V}$, $V_{CC3} = 12\text{ V}$, All inputs at 5 V, No load		17	25	mA
$I_{CC2(H)}$ Supply current from V_{CC2} , both outputs high		$V_{CC1} = 5\text{ V}$, $V_{CC2} = 15\text{ V}$, $V_{CC3} = 18\text{ V}$, All inputs at 5 V, No load		-0.8	-1.2	
$I_{CC3(H)}$ Supply current from V_{CC3} , both outputs high		All inputs at 5 V, No load		0.8	1.2	

[†]All typical values are at $V_{CC1} = 5\text{ V}$, $V_{CC2} = 12\text{ V}$, $V_{CC3} = 15\text{ V}$, and $T_A = 25^\circ\text{C}$ except for V_{OH} for which V_{CC2} and V_{CC3} are as stated under test conditions.


TYPE SN75363

DUAL POSITIVE-AND TTL-TO-MOS DRIVER


switching characteristics, $V_{CC1} = 5\text{ V}$, $V_{CC2} = 12\text{ V}$, $V_{CC3} = 15\text{ V}$, $T_A = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t_{DLH} Delay time, low-to-high-level output	$C_L = 300\text{ pF}$, See Figure 1	7	12	17	ns
t_{DHL} Delay time, high-to-low-level output		10	17	24	ns
t_{TLH} Transition time, low-to-high-level output		10	16	22	ns
t_{THL} Transition time, high-to-low-level output		10	16	22	ns
t_{PLH} Propagation delay time, low-to-high-level output		17	28	39	ns
t_{PHL} Propagation delay time, high-to-low-level output		20	33	46	ns

PARAMETER MEASUREMENT INFORMATION



TEST CIRCUIT



5

NOTES: A. The pulse generator has the following characteristics: PRR = 1 MHz,
 $Z_{out} \approx 50\text{ }\Omega$.
 B. C_L includes probe and jig capacitance.

FIGURE 1—SWITCHING TIMES, EACH DRIVER

TYPE SN75363

DUAL POSITIVE-AND TTL-TO-MOS DRIVER

TYPICAL CHARACTERISTICS




FIGURE 2




FIGURE 3

TYPICAL APPLICATION DATA




FIGURE 4—SN75363 DRIVING TMS4030 MEMORIES

INTERFACE CIRCUITS

TYPE SN75364 DUAL MOS DRIVER

BULLETIN NO. DL-S 7712373, APRIL 1976—REVISED APRIL 1977

MOS MEMORY INTERFACE

- Dual Inverting MOS Driver
- Versatile Interface Circuit for Use Between TTL Levels and Level-Shifted High-Current, High-Voltage Systems
- Inputs May Be Level-Shifted by Use of a Current Source or Capacitive Coupling or Driven Directly by a Voltage Source
- Capable of Driving High-Capacitance Loads
- Compatible with Many Popular MOS RAMs and MOS Shift Registers
- VCC2 Supply Voltage Variable over Wide Range to 22 Volts Maximum with Respect to VEE

description

The SN75364 is a monolithic dual MOS driver and interface circuit that operates with either current-source or voltage-source input signals. The device accepts appropriate level-shifted input signals from TTL or other logic systems and provides high-current and high-voltage output levels suitable for driving MOS circuits. Specifically, it may be used to drive address, control, and/or timing inputs for several types of MOS RAMs and MOS shift registers.


The SN75364 operates from standard MOS and/or bipolar supplies in most applications. This device has been optimized for operation with VCC2 supply voltage from 12 volts to 20 volts positive with respect to VEE, and with nominal VCC1 supply voltage from 3 volts to 4 volts more positive than VCC2. However, it is designed so as to be useable over a much wider range of VCC1 and VCC2. In some applications the VCC1 power supply can be eliminated by connecting the VCC1 pin to the VCC2 pin.

Inputs of the SN75364 are referenced to the VEE terminal and contain a series current-limiting resistor. The device will operate with either positive current input signals or voltage input signals that are positive with respect to VEE. In many applications the VEE terminal is connected to the MOS V_{DD} supply of -12 volts to -15 volts with the inputs to be driven from TTL levels or other positive voltage levels. The required negative-level shifting may be done with an external p-n-p transistor current source or by use of capacitive coupling and appropriate input voltage pulse characteristics.

The SN75364 is characterized for operation from 0°C to 70°C.


- VCC1 Pull-up Supply Voltage Pin Available
- VCC1 Pin Can Be Connected to VCC2 Pin in Some Applications
- Operates from Standard Bipolar and/or MOS Supply Voltages
- High-Speed Switching
- Transient Overdrive Minimizes Power Dissipation
- Low Standby Power Dissipation

JG OR P
DUAL-IN-LINE PACKAGE (TOP VIEW)



NC—No internal connection

schematic (each driver)



TYPE SN75364

DUAL MOS DRIVER

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage range of V _{CC1} (see Note 1)	-0.5 V to 30 V
Supply voltage range of V _{CC2}	-0.5 V to 22 V
Input voltage	20 V
Positive voltage at any input with respect to V _{EE}	0.5 V
Continuous total dissipation at (or below) 25°C free-air temperature (see Note 2):				
JG package	825 mW
P package	1000 mW
Operating free-air temperature range	0°C to 70°C
Storage temperature range	-65°C to 150°C
Lead temperature 1/16 inch from case for 60 seconds: JG package	300°C
Lead temperature 1/16 inch from case for 10 seconds: P package	260°C

NOTES: 1. Voltage values are with respect to the V_{EE} terminal unless otherwise noted.

2. For operation above 25°C free-air temperature, refer to Dissipation Derating Curves in the Thermal Information section, which starts on page 19. In the JG package, SN75364 chips are glass-mounted.

recommended operating conditions

		MIN	NOM	MAX	UNIT
Supply voltage, V _{CC1}	V _{CC2}	24	28	V
Supply voltage, V _{CC2}	4.75	20	22	V
Voltage difference between supply voltages: V _{CC1} -V _{CC2}	0	4	10	V
Input voltage			10	V
Operating free-air temperature, T _A	0	70		°C

definition of input logic levels

PARAMETER	MIN	MAX	UNIT
V _{IH} High-level input voltage	5	10	V
V <sub(il< sub=""> Low-level input voltage</sub(il<>		1	V
I _{IH} High-level input current	8	15	mA
I _{IL} Low-level input current		0.7	mA

TYPE SN75364 DUAL MOS DRIVER

electrical characteristics over recommended ranges of V_{CC1} , V_{CC2} , and operating free-air temperature
(unless otherwise noted)

PARAMETER		TEST CONDITIONS (See Note 3)	MIN	TYP [†]	MAX	UNIT	
V_{OH}	High-level output voltage	$V_{CC1} = V_{CC2} + 3 \text{ V}$, $V_{IL} = 1 \text{ V}$, $I_{OH} = -100 \mu\text{A}$	$V_{CC2}-0.3$ $V_{CC2}-0.1$			V	
		$V_{CC1} = V_{CC2} + 3 \text{ V}$, $I_{IL} = 0.7 \text{ mA}$, $I_{OH} = -100 \mu\text{A}$	$V_{CC2}-1.2$ $V_{CC2}-0.9$				
		$V_{CC1} = V_{CC2} + 3 \text{ V}$, $V_{IL} = 1 \text{ V}$, $I_{OH} = -10 \text{ mA}$	$V_{CC2}-1$ $V_{CC2}-0.7$				
		$V_{CC1} = V_{CC2}$, $V_{IL} = 1 \text{ V}$, $I_{OH} = -50 \mu\text{A}$	$V_{CC2}-2.3$ $V_{CC2}-1.8$				
		$V_{CC1} = V_{CC2}$, $I_{IL} = 0.7 \text{ mA}$, $I_{OH} = -50 \mu\text{A}$	$V_{CC2}-1$ $V_{CC2}-0.7$				
		$V_{CC1} = V_{CC2}$, $V_{IL} = 1 \text{ V}$, $I_{OH} = -10 \text{ mA}$	$V_{CC2}-2.3$ $V_{CC2}-1.8$				
		$V_{CC1} = V_{CC2}$, $I_{IL} = 0.7 \text{ mA}$, $I_{OH} = -10 \text{ mA}$	$V_{CC2}-2.3$ $V_{CC2}-1.8$				
V_{OL}	Low-level output voltage	$V_{IH} = 5 \text{ V}$, $I_{OL} = 10 \text{ mA}$	0.15			V	
		$I_{IH} = 8 \text{ mA}$, $I_{OL} = 10 \text{ mA}$	0.25				
		$V_{CC1} = 15 \text{ V to } 28 \text{ V}$, $V_{IH} = 5 \text{ V}$, $I_{OL} = 40 \text{ mA}$	0.25				
V_{OK}	Output clamp voltage	$V_I = 0 \text{ V}$, $I_{OH} = 20 \text{ mA}$	$V_{CC2} + 1.5$			V	
		$V_{CC1} = 13.5 \text{ V to } 28 \text{ V}$, $I_I = 15 \text{ mA}$	9				
V_I	Input voltage	$I_I = 8 \text{ mA}$	5.5			V	
		$I_I = 0.7 \text{ mA}$	0.7				
I_I	Input current	$V_{CC1} = 10 \text{ V to } 28 \text{ V}$, $V_I = 10 \text{ V}$	17			mA	
		$V_I = 5 \text{ V}$	7				
		$V_I = 1 \text{ V}$	1.1				
$I_{CC1(H)}$	Supply current from V_{CC1} , both outputs high	$V_{CC1} = 26 \text{ V}$, $V_{CC2} = 22 \text{ V}$	1.0			mA	
		Both inputs at 0 V, No load	-1.0				
$I_{CC2(H)}$	Supply current from V_{CC2} , both outputs high	$V_{CC1} = 28 \text{ V}$, $V_{CC2} = 22 \text{ V}$	7			mA	
		Both inputs at 7 V, No load	0.5				
$I_{CC1(L)}$	Supply current from V_{CC1} , both outputs low	$V_{CC1} = 22 \text{ V}$, $V_{CC2} = 22 \text{ V}$	0.5			mA	
		Both inputs at 0 V, No load	0.25				
$I_{CC2(L)}$	Supply current from V_{CC2} , both outputs low	$V_{CC1} = 22 \text{ V}$, $V_{CC2} = 22 \text{ V}$	0.5			mA	
		Both inputs at 7 V, No load	0.25				
$I_{CC1(H)}$	Supply current from V_{CC1} , both outputs high	$V_{CC1} = 22 \text{ V}$, $V_{CC2} = 22 \text{ V}$	0.5			mA	
		Both inputs at 0 V, No load	0.25				

5

[†]All typical values are at $V_{CC1} = 24 \text{ V}$, $V_{CC2} = 20 \text{ V}$, and $T_A = 25^\circ\text{C}$ except for V_{OH} for which V_{CC1} and V_{CC2} are as stated under test conditions.


NOTE 3: Many of these parameters are specified independently for either voltage source or current source external forcing functions at the inputs. Use the appropriate set of specifications for each application.

switching characteristics, $V_{CC2} = 20 \text{ V}$, $T_A = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	$V_{CC1} = 24 \text{ V}$			$V_{CC1} = 20 \text{ V}$			UNIT	
		MIN	TYP	MAX	MIN	TYP	MAX		
t_{DLH}	Delay time, low-to-high-level output	$C_L = 390 \text{ pF}$, $R_D = 10 \Omega$, See Figure 1	2	13	23	3	14	24	ns
			1	9	18	1	10	18	ns
			8	21	24	8	21	34	ns
			6	19	30	5	18	29	ns
			10	34	57	11	35	58	ns
			8	28	47	8	28	47	ns

TYPE SN75364 DUAL MOS DRIVER

PARAMETER MEASUREMENT INFORMATION



- NOTES:
- A. The pulse generator has the following characteristics:
PRR = 1 MHz, $Z_{out} \approx 50 \Omega$.
 - B. C_L includes probe and jig capacitance.
 - C. The high-level reference point is 17 V when $V_{CC1} = V_{CC2} = 20$ V and is 18 V when $V_{CC1} = V_{CC2} + 4$ V = 24 V.

FIGURE 1—SWITCHING TIMES, EACH DRIVER

TYPICAL CHARACTERISTICS





FIGURE 2

TYPICAL APPLICATION DATA



- NOTES:
- R1 and R2 $\approx 350 \Omega$ to 500Ω .
 - Q1 and Q2 are 2N3829 or similar p-n-p transistors.

FIGURE 3—MOS RAM CLOCK DRIVER SYSTEM WITH P-N-P TRANSISTOR CURRENT SOURCE USED TO LEVEL-SHIFT TO INPUTS OF SN75364

TYPE SN75364 DUAL MOS DRIVER





FIGURE 4—MOS SHIFT REGISTER CLOCK DRIVER SYSTEM WITH CAPACITIVE COUPLING USED TO LEVEL-SHIFT TO INPUTS OF SN75364



NOTE: $R_D \approx 10 \Omega$ to 30Ω (optional)

FIGURE 5—USE OF DAMPING RESISTOR TO REDUCE OR ELIMINATE OUTPUT TRANSIENT OVERRUSH IN CERTAIN SN75364 APPLICATIONS

Applications of the SN75364 used as an interface device in systems converting TTL signals to negative polarity MOS clock signals are shown in Figures 3 and 4. In both applications the SN75364 VEE pin is connected to a negative MOS supply voltage. The VCC1 supply pin may be connected to the VCC2 pin as shown in Figure 4 or connected to a separate voltage more positive than VCC2, as shown in Figure 3. The SN75364 may be used over a wide range of VCC1 and VCC2 supply voltage. However, for proper operation, the voltage at the inputs of the SN75364 should not be more positive than the voltage at VCC1.

Both applications shown require negative level shifting from positive voltage levels to the inputs of the SN75364, which are referenced to the VEE terminal. A p-n-p transistor current source is used to level shift in Figure 3. Resistor R sets the current and an open-collector TTL gate is used to switch the p-n-p transistor. Figure 4 shows capacitive coupling being used to level shift with the SN75361A TTL-to-MOS driver used as a low-impedance voltage-source driver. The value of coupling capacitor C depends on the frequency and characteristics of the signal applied to the capacitor.

The fast switching speeds of the SN75364 may produce undesirable output transient overshoot because of load or wiring inductance. A small series damping resistor may be used to reduce or eliminate this output transient overshoot. The optimum value of the damping resistor depends on the specific load characteristics and switching speed. A typical value would be between 10Ω and 30Ω . See Figure 5.

INTERFACE CIRCUITS

TYPE SN75365 QUADRUPLE NAND TTL-TO-MOS DRIVER

BULLETIN NO. DL-S 7712058, SEPTEMBER 1973—REVISED APRIL 1977

MOS MEMORY INTERFACE

- Quad Positive-Logic NAND TTL-to-MOS Driver
- Versatile Interface Circuit for Use between TTL and High-Current, High-Voltage Systems
- Capable of Driving High-Capacitance Loads
- Compatible with Many Popular MOS RAMs
- Designed to be Interchangeable with Intel 3207
- V_{CC2} Supply Voltage Variable over Wide Range to 24 Volts Maximum
- V_{CC3} Supply Voltage Pin Available
- V_{CC3} Pin Can Be Connected to V_{CC2} Pin in Some Applications
- TTL and DTL Compatible Diode-Clamped Inputs
- Operates from Standard Bipolar and MOS Supply Voltages
- Two Common Enable Inputs per Gate-Pair
- High-Speed Switching
- Transient Overdrive Minimizes Power Dissipation
- Low Standby Power Dissipation


description

The SN75365 is a monolithic integrated quadruple TTL-to-MOS driver and interface circuit. The device accepts standard TTL and DTL input signals and provides high-current and high-voltage output levels suitable for driving MOS circuits. Specifically, it may be used to drive address, control, and timing inputs for several types of MOS RAMs including the TMS1103 and TMS4062.


The SN75365 operates from the TTL 5-volt supply and the MOS V_{SS} and V_{BB} supplies in many applications. This device has been optimized for operation with V_{CC2} supply voltage from 16 volts to 20 volts, and with nominal V_{CC3} supply voltage from 3 volts to 4 volts higher than V_{CC2}. However, it is designed so as to be useable over a much wider range of V_{CC2} and V_{CC3}. In some applications the V_{CC3} power supply can be eliminated by connecting the V_{CC3} pin to the V_{CC2} pin.

The SN75365 is characterized for operation from 0°C to 70°C.

J OR N
DUAL-IN-LINE PACKAGE (TOP VIEW)



schematic (each driver)



TYPE SN75365

QUADRUPLE NAND TTL-TO-MOS DRIVER

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage range of VCC1 (see Note 1)	-0.5 V to 7 V
Supply voltage range of VCC2	-0.5 V to 25 V
Supply voltage range of VCC3	-0.5 V to 30 V
Input voltage	5.5 V
Inter-input voltage (see Note 2)	5.5 V
Continuous total dissipation at (or below) 25°C free-air temperature (see Note 3)	J package	1025 mW
	N package	1150 mW
Operating free-air temperature range	0°C to 70°C
Storage temperature range	-65°C to 150°C
Lead temperature 1/16 inch from case for 60 seconds: J package	300°C
Lead temperature 1/16 inch from case for 10 seconds: N package	260°C

- NOTES:**
1. Voltage values are with respect to network ground terminal unless otherwise noted.
 2. This rating applies between any two inputs of any one of the gates.
 3. For operation above 25°C free-air temperature, refer to Dissipation Derating Curves in the Thermal Information section, which starts on page 19. In the J package, SN75365 chips are glass-mounted.

recommended operating conditions

		MIN	NOM	MAX	UNIT
Supply voltage, VCC1	4.75	5	5.25	V
Supply voltage, VCC2	4.75	20	24	V
Supply voltage, VCC3	VCC2	24	28	V
Voltage difference between supply voltages: VCC3-VCC2	0	4	10	V
Operating free-air temperature, TA	0	70	70	°C

TYPE SN75365

QUADRUPLE NAND TTL-TO-MOS DRIVER

electrical characteristics over recommended ranges of V_{CC1} , V_{CC2} , V_{CC3} and operating free-air temperature (unless otherwise noted)

PARAMETER	TEST CONDITIONS		MIN	TYP [†]	MAX	UNIT
V_{IH} High-level input voltage			2			V
V_{IL} Low-level input voltage				0.8		V
V_{IK} Input clamp voltage	$I_I = -12 \text{ mA}$				-1.5	V
V_{OH} High-level output voltage	$V_{CC3} = V_{CC2} + 3 \text{ V}$, $V_{IL} = 0.8 \text{ V}$, $I_{OH} = -100 \mu\text{A}$		$V_{CC2}-0.3$	$V_{CC2}-0.1$		V
	$V_{CC3} = V_{CC2} + 3 \text{ V}$, $V_{IL} = 0.8 \text{ V}$, $I_{OH} = -10 \mu\text{A}$		$V_{CC2}-1.2$	$V_{CC2}-0.9$		
	$V_{CC3} = V_{CC2}$, $V_{IL} = 0.8 \text{ V}$, $I_{OH} = -50 \mu\text{A}$		$V_{CC2}-1$	$V_{CC2}-0.7$		
	$V_{CC3} = V_{CC2}$, $V_{IL} = 0.8 \text{ V}$, $I_{OH} = -10 \mu\text{A}$		$V_{CC2}-2.3$	$V_{CC2}-1.8$		
V_{OL} Low-level output voltage	$V_{IH} = 2 \text{ V}$, $I_{OL} = 10 \text{ mA}$			0.15	0.3	V
	$V_{CC3} = 15 \text{ V}$ to 28 V , $V_{IH} = 2 \text{ V}$, $I_{OL} = 40 \text{ mA}$			0.25	0.5	
V_{OK} Output clamp voltage	$V_I = 0 \text{ V}$, $I_{OH} = 20 \text{ mA}$				$V_{CC2}+1.5$	V
I_I Input current at maximum input voltage	$V_I = 5.5 \text{ V}$				1	mA
I_{IH} High-level input current	$V_I = 2.4 \text{ V}$	A inputs			40	μA
		E1 and E2 inputs			80	
I_{IL} Low-level input current	$V_I = 0.4 \text{ V}$	A inputs		-1	-1.6	mA
		E1 and E2 inputs		-2	-3.2	
$I_{CC1(H)}$ Supply current from V_{CC1} , all outputs high	$V_{CC1} = 5.25 \text{ V}$, $V_{CC2} = 24 \text{ V}$, $V_{CC3} = 28 \text{ V}$, No load			4	8	mA
$I_{CC2(H)}$ Supply current from V_{CC2} , all outputs high		All inputs at 0 V,		-2.2	+0.25	
$I_{CC3(H)}$ Supply current from V_{CC3} , all outputs high				2.2	3.5	
$I_{CC1(L)}$ Supply current from V_{CC1} , all outputs low	$V_{CC1} = 5.25 \text{ V}$, $V_{CC2} = 24 \text{ V}$, $V_{CC3} = 28 \text{ V}$, No load			31	47	mA
$I_{CC2(L)}$ Supply current from V_{CC2} , all outputs low		All inputs at 5 V,			2	
$I_{CC3(L)}$ Supply current from V_{CC3} , all outputs low				16	27	
$I_{CC2(H)}$ Supply current from V_{CC2} , all outputs high	$V_{CC1} = 5.25 \text{ V}$, $V_{CC2} = 24 \text{ V}$, $V_{CC3} = 24 \text{ V}$, No load				0.25	mA
$I_{CC3(H)}$ Supply current from V_{CC3} , all outputs high		All inputs at 0 V,			0.5	
$I_{CC2(S)}$ Supply current from V_{CC2} , standby condition		No load			0.25	
$I_{CC3(S)}$ Supply current from V_{CC3} , standby condition	$V_{CC1} = 0 \text{ V}$, $V_{CC2} = 24 \text{ V}$, $V_{CC3} = 24 \text{ V}$, No load				0.5	mA



[†]All typical values are at $V_{CC1} = 5 \text{ V}$, $V_{CC2} = 20 \text{ V}$, $V_{CC3} = 24 \text{ V}$, and $T_A = 25^\circ\text{C}$ except for V_{OH} for which V_{CC2} and V_{CC3} are as stated under test conditions.

switching characteristics, $V_{CC1} = 5 \text{ V}$, $V_{CC2} = 20 \text{ V}$, $V_{CC3} = 24 \text{ V}$, $T_A = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t_{DLH} Delay time, low-to-high-level output	$C_L = 200 \text{ pF}$, $R_D = 24 \Omega$, See Figure 1	11	20		ns
t_{DHL} Delay time, high-to-low-level output		10	18		ns
t_{TLH} Transition time, low-to-high-level output		20	33		ns
t_{THL} Transition time, high-to-low-level output		20	33		ns
t_{PLH} Propagation delay time, low-to-high-level output		10	31	48	ns
t_{PHL} Propagation delay time, high-to-low-level output		10	30	46	ns

TYPE SN75365
QUADRUPLE NAND TTL-TO-MOS DRIVER

PARAMETER MEASUREMENT INFORMATION



NOTES: A. The pulse generator has the following characteristics: PRR = 1 MHz, $Z_{out} \approx 50 \Omega$.
 B. C_L includes probe and jig capacitance.

FIGURE 1—SWITCHING TIMES, EACH DRIVER

TYPE SN75365

QUADRUPLE NAND TTL-TO-MOS DRIVER

TYPICAL CHARACTERISTICS




FIGURE 2




FIGURE 3




FIGURE 4




FIGURE 5










FIGURE 6

TYPE SN75365

QUADRUPLE NAND TTL-TO-MOS DRIVER

TYPICAL CHARACTERISTICS



TYPE SN75365

QUADRUPLE NAND TTL-TO-MOS DRIVER

TYPICAL APPLICATION DATA




FIGURE 13—INTERCONNECTION OF SN75365 DEVICES WITH TMS4062-TYPE P-CHANNEL MOS RAM




FIGURE 14—INTERCONNECTION OF SN75365 DEVICES WITH TMS1103-TYPE SILICON-GATE MOS RAM

TYPE SN75365 QUADRUPLE NAND TTL-TO-MOS DRIVER

TYPICAL APPLICATION DATA





FIGURE 15—INTERCONNECTION OF SN75365 DEVICES WITH 7001-TYPE N-CHANNEL MOS RAM



NOTE: $R_D \approx 10 \Omega$ TO 30Ω (optional).

FIGURE 16—USE OF DAMPING RESISTOR TO REDUCE OR
ELIMINATE OUTPUT TRANSIENT OVERSHOOT IN
CERTAIN SN75365 APPLICATIONS

Applications using SN75365 as interface devices between TTL inputs and the address, control, and timing inputs for three types of MOS RAMs are shown in Figures 13, 14, and 15. The VCC3 supply pin of the SN75365 may be connected to the VCC2 pin as shown in Figure 13 or connected to a separate voltage higher than VCC2 as shown in Figures 14 and 15.

Figures 13, 14, and 15 show the use of the SN75365 over a wide range of VCC2 and VCC3 supply voltages. The device may even be used as a TTL gate, if desired, by connecting VCC2 and VCC3 to 5 volts.

The fast switching speeds of this device may produce undesirable output transient overshoot because of load or wiring inductance. A small series damping resistor may be used to reduce or eliminate this output transient overshoot. The optimum value of the damping resistor depends on the specific load characteristics and switching speed. A typical value would be between 10Ω and 30Ω . See Figure 16.

TYPE SN75365

QUADRUPLE NAND TTL-TO-MOS DRIVER

THERMAL INFORMATION

power dissipation precautions

Significant power may be dissipated in the SN75365 driver when charging and discharging high capacitance loads over a wide voltage range at high-frequencies. Figure 6 shows the power dissipated in a typical SN75365 as a function of frequency and load capacitance. Average power dissipated by this driver can be broken into three components:

$$P_T(AV) = P_{DC}(AV) + P_C(AV) + P_S(AV)$$

where $P_{DC}(AV)$ is the steady-state power dissipation with the output high or low, $P_C(AV)$ is the power level during charging or discharging of the load capacitance, and $P_S(AV)$ is the power dissipation during switching between the low and high levels. None of these include energy transferred to the load and all are averaged over a full cycle.

The power components per driver channel are:

$$P_{DC}(AV) = \frac{P_L t_L + p_{H} t_H}{T}$$

$$P_C(AV) \approx C V_C^2 f$$

$$P_S(AV) = \frac{P_L t_{LH} + p_{H} t_{HL}}{T}$$




FIGURE 17-OUTPUT VOLTAGE WAVEFORM

where the times are as defined in Figure 17.

P_L , p_H , P_{LH} , and p_{HL} are the respective instantaneous levels of power dissipation and C is load capacitance.

The SN75365 is so designed that P_S is a negligible portion of P_T in most applications. Except at very high frequencies, $t_L + t_H \gg t_{LH} + t_{HL}$ so that P_S can be neglected. Figure 6 for no load demonstrates this point. The power dissipation contributions from all four channels are then added together to obtain total device power.

The following example illustrates this power calculation technique. Assume all four channels are operating identically with $C = 100 \text{ pF}$, $f = 2 \text{ MHz}$, $V_{CC1} = 5 \text{ V}$, $V_{CC2} = 20 \text{ V}$, $V_{CC3} = 24 \text{ V}$ and duty cycle = 60% outputs high ($t_H/T = 0.6$). Also, assume $V_{OH} = 20 \text{ V}$, $V_{OL} = 0.1 \text{ V}$, P_S is negligible, and that the current from V_{CC2} is negligible when the output is low.

On a per-channel basis using data sheet values:

$$P_{DC}(AV) = \left[(5 \text{ V}) \left(\frac{4 \text{ mA}}{4} \right) + (20 \text{ V}) \left(\frac{-2.2 \text{ mA}}{4} \right) + (24 \text{ V}) \left(\frac{2.2 \text{ mA}}{4} \right) \right] (0.6) + \\ \left[(5 \text{ V}) \left(\frac{31 \text{ mA}}{4} \right) + (20 \text{ V}) \left(\frac{0 \text{ mA}}{4} \right) + (24 \text{ V}) \left(\frac{16 \text{ mA}}{4} \right) \right] (0.4)$$

$$P_{DC}(AV) = 58 \text{ mW per channel}$$

$$P_C(AV) \approx (100 \text{ pF}) (19.9 \text{ V})^2 (2 \text{ MHz})$$

$$P_C(AV) \approx 79 \text{ mW per channel.}$$

For the total device dissipation of the four channels:

$$P_T(AV) \approx 4 (58 + 79)$$

$$P_T(AV) \approx 548 \text{ mW typical for total package.}$$

INTERFACE CIRCUITS

TYPE SN75366 QUADRUPLE NAND TTL-TO-MOS DRIVER

BULLETIN NO. DL-S 7712159, APRIL 1975—REVISED APRIL 1977

MOS MEMORY INTERFACE


- Quad Positive-Logic NAND TTL-to-MOS Driver
- Versatile Interface Circuit for Use between TTL and High-Current, High-Voltage Systems
- Capable of Driving High-Capacitance Loads
- Compatible with Many Popular MOS RAMs
- Equivalent to SN75365 with Internal Output Damping Resistors
- No External Damping Resistors Needed in Most Applications
- Designed to be Interchangeable with Intel 3207
- VCC2 Supply Voltage Variable over Wide Range to 24 Volts Maximum
- VCC3 Supply Voltage Pin Available
- VCC3 Pin Can Be Connected to VCC2 Pin in Some Applications
- TTL and DTL Compatible Diode-Clamped Inputs
- Operates from Standard Bipolar and MOS Supply Voltages
- Two Common Enable Inputs per Gate-Pair
- High-Speed Switching
- Transient Overdrive Minimizes Power Dissipation
- Low Standby Power Dissipation

description


The SN75366 is a monolithic integrated quadruple TTL-to-MOS driver and interface circuit. The device accepts standard TTL and DTL input signals and provides high-current and high-voltage output levels suitable for driving MOS circuits. Specifically, it may be used to drive address, control, and timing inputs for several types of MOS RAMs including the TMS1103 and TMS4062.

The SN75366 operates from the TTL 5-volt supply and the MOS V_{SS} and V_{BB} supplies in many applications. This device has been optimized for operation with VCC2 supply voltage from 16 volts to 20 volts, and with nominal VCC3 supply voltage from 3 volts to 4 volts higher than VCC2. However, it is designed so as to be useable over a much wider range of VCC2 and VCC3. In some applications the VCC3 power supply can be eliminated by connecting the VCC3 pin to the VCC2 pin.

The SN75366 is characterized for operation from 0°C to 70°C.



schematic (each driver)



TYPE SN75366

QUADRUPLE NAND TTL-TO-MOS DRIVER

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage range of VCC1 (see Note 1)	-0.5 V to 7 V
Supply voltage range of VCC2	-0.5 V to 25 V
Supply voltage range of VCC3	-0.5 V to 30 V
Input voltage	5.5 V
Inter-input voltage (see Note 2)	5.5 V
Continuous total dissipation at (or below) 25°C free-air temperature (see Note 3): J package	1025 mW	
N package	1150 mW	
Operating free-air temperature range	0°C to 70°C
Storage temperature range	-65°C to 150°C
Lead temperature 1/16 inch from case for 60 seconds: J package	300°C
Lead temperature 1/16 inch from case for 10 seconds: N package	260°C

NOTES: 1. Voltage values are with respect to network ground terminal unless otherwise noted.

2. This rating applies between any two inputs of any one of the drivers.

3. For operation above 25°C free-air temperature, refer to Dissipation Derating Curves in the Thermal Information section, which starts on page 19. In the J package, SN75366 chips are glass-mounted.

recommended operating conditions

	MIN	NOM	MAX	UNIT
Supply voltage, VCC1	4.75	5	5.25	V
Supply voltage, VCC2	4.75	20	24	V
Supply voltage, VCC3	VCC2	24	28	V
Voltage difference between supply voltages: VCC3-VCC2	0	4	10	V
Operating free-air temperature, TA	0		70	°C

TYPE SN75366
QUADRUPLE NAND TTL-TO-MOS DRIVER

electrical characteristics over recommended ranges of V_{CC1}, V_{CC2}, V_{CC3} and operating free-air temperature (unless otherwise noted)

PARAMETER	TEST CONDITIONS		MIN	TYP [†]	MAX	UNIT
V _{IH} High-level input voltage			2			V
V _{IL} Low-level input voltage				0.8		V
V _{IK} Input clamp voltage	I _I = -12 mA			-1.5		V
V _{OH} High-level output voltage	V _{CC3} = V _{CC2} +3 V, V _{IL} = 0.8 V, I _{OH} = -100 µA	V _{CC2} -0.3 V _{CC2} -0.1				V
	V _{CC3} = V _{CC2} +3 V, V _{IL} = 0.8 V, I _{OH} = -10 mA	V _{CC2} -1.7 V _{CC2} -1.2				
	V _{CC3} = V _{CC2} , V _{IL} = 0.8 V, I _{OH} = -50 µA	V _{CC2} -1 V _{CC2} -0.7				
	V _{CC3} = V _{CC2} , V _{IL} = 0.8 V, I _{OH} = -10 mA	V _{CC2} -2.8 V _{CC2} -2.1				
V _{OL} Low-level output voltage	V _{IH} = 2 V, I _{OL} = 1 mA		0.15	0.3		V
	V _{CC3} = 10 V to 28 V, V _{IH} = 2 V, I _{OL} = 30 mA		1.2	1.9		
V _{OK} Output clamp voltage	V _I = 0 V, I _{OH} = 20 mA			V _{CC2} +1.5		V
I _I Input current at maximum input voltage	V _I = 5.5 V			1		mA
I _{IH} High-level input current	V _I = 2.4 V	A inputs		40		µA
		E1 and E2 inputs		80		
I _{IL} Low-level input current	V _I = 0.4 V	A inputs		-1	-1.6	mA
		E1 and E2 inputs		-2	-3.2	
I _{CC1(H)} Supply current from V _{CC1} , all outputs high	V _{CC1} = 5.25 V, V _{CC2} = 24 V, V _{CC3} = 28 V, All inputs at 0 V, No load		4	8		mA
I _{CC2(H)} Supply current from V _{CC2} , all outputs high			-2.2	+0.25	-3.2	
I _{CC3(H)} Supply current from V _{CC3} , all outputs high			2.2	3.5		
I _{CC1(L)} Supply current from V _{CC1} , all outputs low	V _{CC1} = 5.25 V, V _{CC2} = 24 V, V _{CC3} = 28 V, All inputs at 5 V, No load		31	47		mA
I _{CC2(L)} Supply current from V _{CC2} , all outputs low			0.9	2		
I _{CC3(L)} Supply current from V _{CC3} , all outputs low			16	27		
I _{CC2(H)} Supply current from V _{CC2} , all outputs high	V _{CC1} = 5.25 V, V _{CC2} = 24 V, V _{CC3} = 24 V, All inputs at 0 V, No load			0.25		mA
I _{CC3(H)} Supply current from V _{CC3} , all outputs high				0.5		
I _{CC2(S)} Supply current from V _{CC2} , standby condition	V _{CC1} = 0 V, V _{CC2} = 24 V, V _{CC3} = 24 V, All inputs at 5 V, No load			0.25		mA
I _{CC3(S)} Supply current from V _{CC3} , standby condition				0.5		

[†]All typical values are at V_{CC1} = 5 V, V_{CC2} = 20 V, V_{CC3} = 24 V (unless otherwise noted), and T_A = 25°C.



switching characteristics, V_{CC1} = 5 V, V_{CC2} = 20 V, V_{CC3} = 24 V, T_A = 25°C

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{DLH} Delay time, low-to-high-level output	C _L = 200 pF, See Figure 1	15	22		ns
t _{DHL} Delay time, high-to-low-level output		14	21		ns
t _{TLH} Transition time, low-to-high-level output		5	18	33	ns
t _{THL} Transition time, high-to-low-level output		5	18	33	ns
t _{PLH} Propagation delay time, low-to-high-level output		10	33	48	ns
t _{PHL} Propagation delay time, high-to-low-level output		10	32	48	ns

TYPE SN75366

QUADRUPLE NAND TTL-TO-MOS DRIVER

PARAMETER MEASUREMENT INFORMATION



TEST CIRCUIT

VOLTAGE WAVEFORMS

NOTES: A. The pulse generator has the following characteristics: PRR = 1 MHz, $Z_{out} \approx 50 \Omega$.
 B. C_L includes probe and jig capacitance.

FIGURE 1—SWITCHING TIMES, EACH DRIVER

TYPICAL CHARACTERISTICS




FIGURE 2

TYPE SN75366
QUADRUPLE NAND TTL-TO-MOS DRIVER

TYPICAL APPLICATION DATA




FIGURE 3—INTERCONNECTION OF SN75366 DEVICES WITH TMS4062-TYPE P-CHANNEL MOS RAM




FIGURE 4—INTERCONNECTION OF SN75366 DEVICES WITH TMS1103-TYPE SILICON-GATE MOS RAM

TYPE SN75366

QUADRUPLE NAND TTL-TO-MOS DRIVER

TYPICAL APPLICATION DATA





FIGURE 5—INTERCONNECTION OF SN75366 DEVICES WITH 7001-TYPE N-CHANNEL MOS RAM

5



NOTE: $R_D \approx 5$ to $20\ \Omega$ (optional).

FIGURE 6—USE OF DAMPING RESISTOR TO REDUCE OR ELIMINATE OUTPUT TRANSIENT OVERSHOOT IN CERTAIN SN75366 APPLICATIONS

Applications using SN75366 as interface devices between TTL inputs and the address, control, and timing inputs for three types of MOS RAMs are shown in Figure 3, 4, and 5. The VCC3 supply pin of the SN75366 may be connected to the VCC2 pin as shown in Figure 3 or connected to a separate voltage higher than VCC2 as shown in Figures 4 and 5.

Figures 3, 4, and 5 show the use of the SN75366 over a wide range of VCC2 and VCC3 supply voltages. The device may even be used as a TTL gate, if desired, by connecting VCC2 and VCC3 to 5 volts.

The fast switching speeds of many MOS drivers produce undesirable output transient overshoot because of load or wiring inductance. Often a small external series damping resistor is used to reduce or eliminate this output transient overshoot. The optimum value of the damping resistor depends on the specific load characteristics and switching speed.

In most applications the internal damping resistor in the SN75366 eliminates the need for an external damping resistor. However, an external damping resistor may still be desired in some applications. See Figure 6.

INTERFACE CIRCUITS

TYPE SN75367 QUADRUPLE TTL-TO-MOS DRIVER WITH 3-STATE OUTPUTS



BULLETIN NO. DL-S 7712374, MAY 1976—REVISED APRIL 1977

- Quad Inverting TTL-to-MOS Drivers
- Three-State Outputs
- Versatile Interface Circuit for Use Between TTL and High-Current, High-Voltage Systems
- CMOS Applications
- High-Speed Switching
- TTL- and DTL-Compatible Inputs
- Separate Address and Enable/Disable Inputs for Each Driver
- V_{CC2} Variable Over Wide Range . . . V_{CC1} to 15 V

description

The SN75367 is a monolithic quadruple TTL-to-MOS driver and interface circuit with three-state outputs. Each driver output may be disabled to the high-impedance state by taking the C input high to allow multiple drivers to be connected to the same bus line for selective enable operation. The SN75367 is designed such that the output disable times are shorter than the output enable times to minimize the possibility that two outputs will attempt to take a common bus line to opposite logic levels. The SN75367 is characterized for operation from 0°C to 70°C.

schematics of inputs and outputs



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage range of V _{CC1} (see Note 1)	-0.5 V to 7 V
Supply voltage range of V _{CC2}	-0.5 V to 16 V
Input voltage	5.5 V
Continuous total dissipation at (or below) 25°C free-air temperature (see Note 2): J package	1025 mW
Lead temperature 1/16 inch from case for 60 seconds: J package	N package 1150 mW
Operating free-air temperature range	0°C to 70°C
Storage temperature range	-65°C to 150°C
Lead temperature 1/16 inch from case for 10 seconds: N package	300°C
Lead temperature 1/16 inch from case for 10 seconds: N package	260°C

NOTES: 1. Voltage values are with respect to network ground terminal unless otherwise noted.

2. For operation above 25°C free-air temperature, refer to Dissipation Derating Curves in the Thermal Information section, which starts on page 19. In the J package, SN75367 chips are glass-mounted.

TYPE SN75367

QUADRUPLE TTL-TO-MOS DRIVER WITH 3-STATE OUTPUTS

recommended operating conditions

	MIN	NOM	MAX	UNIT
Supply voltage, V_{CC1}	4.75	5	5.25	V
Supply voltage, V_{CC2}	4.75	12	15	V
Operating free-air temperature, T_A	0		70	°C

electrical characteristics over recommended ranges of V_{CC1} , V_{CC2} , and operating free-air temperature
(unless otherwise noted)

PARAMETER	TEST CONDITIONS		MIN	TYP [†]	MAX	UNIT
V_{IH} High-level input voltage				2		V
V_{IL} Low-level input voltage				0.8		V
V_{OH} High-level output voltage	$V_{CC1} = 4.75 \text{ V}$, A inputs at 0.8 V,	$V_{CC2} = 10.8 \text{ V}$, C inputs at 0.8 V,	$I_O = -50 \mu\text{A}$	$V_{CC2} = 1.6$	$V_{CC2} = 1.2$	
			$I_O = -10 \text{ mA}$	$V_{CC2} = 2.7$	$V_{CC2} = 2.4$	
V_{OL} Low-level output voltage	$V_{CC1} = 4.75 \text{ V}$, C inputs = 0.8 V,	$V_{CC2} = 10.8 \text{ V}$,	A inputs at 2 V,		0.3	V
			$I_O = 10 \text{ mA}$		0.5	
I_I Input current at maximum input voltage	$V_I = 5.5 \text{ V}$				1	mA
I_{IH} High-level input current	$V_I = 2.4 \text{ V}$				40	μA
I_{IL} Low-level input current	A inputs C inputs	$V_I = 0.4 \text{ V}$			-1.5	-2.2
					-1.6	mA
I_{OZH} Off-state output current, high-level voltage applied	$V_{CC1} = 5 \text{ V}$, A inputs at 0 V,	$V_{CC2} = 12 \text{ V}$, C inputs at 2.4 V,	$V_O = 12 \text{ V}$			-250
						μA
I_{OZL} Off-state output current, low-level voltage applied	$V_{CC1} = 5 \text{ V}$, A inputs at 2.4 V,	$V_{CC2} = 12 \text{ V}$, C inputs at 2.4 V,	$V_O = 0 \text{ V}$			250
						μA
$I_{CC1(H)}$ Supply current from V_{CC1} , all outputs high	$V_{CC1} = 5.25 \text{ V}$,	$V_{CC2} = 15 \text{ V}$,			11	16
	All inputs at 0 V,	No load				mA
$I_{CC2(H)}$ Supply current from V_{CC2} , all outputs high						0.6
$I_{CC1(L)}$ Supply current from V_{CC1} , all outputs low	$V_{CC1} = 5.25 \text{ V}$,	$V_{CC2} = 15 \text{ V}$,			17	24
	A inputs at 5 V,	C inputs at 0 V,	No load			mA
$I_{CC2(L)}$ Supply current from V_{CC2} , all outputs low					24	37
$I_{CC1(Z)}$ Supply current from V_{CC1} , all outputs off	$V_{CC1} = 5.25 \text{ V}$,	$V_{CC2} = 15 \text{ V}$,			23	32
	A inputs at 5 V,	C inputs at 5 V,	No load			mA
$I_{CC1(Z)}$ Supply current from V_{CC1} , all outputs off	$V_{CC1} = 5.25 \text{ V}$,	$V_{CC2} = 15 \text{ V}$,			22	32
	A input at 0 V,	C inputs at 5 V,	No load			mA
$I_{CC2(Z)}$ Supply current from V_{CC2} , all outputs off	$V_{CC1} = 5.25 \text{ V}$,	$V_{CC2} = 15 \text{ V}$,			26	39
	A inputs at 5 V,	C inputs at 5 V,	No load			mA

[†]All typical values are at $V_{CC1} = 5 \text{ V}$, $V_{CC2} = 12 \text{ V}$, and $T_A = 25^\circ\text{C}$ except for V_{OH} for which V_{CC1} and V_{CC2} are as stated under test conditions.

switching characteristics, $V_{CC1} = 5 \text{ V}$, $V_{CC2} = 12 \text{ V}$, $T_A = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t_{PLH} Propagation delay time, low-to-high-level output	$C_L = 250 \text{ pF}$, See Figures 1 thru 4	4	16	26	ns
t_{PHL} Propagation delay time, high-to-low-level output		8	20	32	ns
t_{TLH} Transition time, low-to-high-level output		3	15	23	ns
t_{THL} Transition time, high-to-low-level output		6	21	32	ns
t_{PZH} Output enable time to high level		9	21	31	ns
t_{PZL} Output enable time to low level		10	30	42	ns
t_{PHZ} Output disable time from high level		1	8	15	ns
t_{PLZ} Output disable time from low level		6	15	27	ns

TYPE SN75367

QUADRUPLE TTL-TO-MOS DRIVER WITH 3-STATE OUTPUTS

PARAMETER MEASUREMENT INFORMATION




FIGURE 1—TEST CIRCUIT AND VOLTAGE WAVEFORMS FOR t_{PLH} , t_{PHL} , t_{TLH} , t_{THL}




FIGURE 2—TEST CIRCUIT AND VOLTAGE WAVEFORMS FOR t_{PZH} AND t_{PZL}

NOTES: A. The pulse generators have the following characteristics: PRR = 1 MHz, (2 MHz for C input in Figure 2), $Z_{out} = 50 \Omega$.
 B. C_L includes probe and jig capacitance.

TYPE SN75367

QUADRUPLE TTL-TO-MOS DRIVER WITH 3-STATE OUTPUTS

PARAMETER MEASUREMENT INFORMATION




FIGURE 3—TEST CIRCUIT AND VOLTAGE WAVEFORMS FOR t_{PLZ}




FIGURE 4—TEST CIRCUIT AND VOLTAGE WAVEFORMS FOR t_{PHZ}

NOTES: A. The pulse generator has the following characteristics: PRR = 1 MHz, $Z_{out} = 50 \Omega$.
 B. C_L includes probe and jig capacitance.

TYPICAL CHARACTERISTICS TOTAL DISSIPATION (ALL DRIVERS)




FIGURE 5


INTERFACE CIRCUITS

TYPE SN75368 DUAL ECL-TO-MOS DRIVER

BULLETIN NO. DL-S 7712377, APRIL 1976—REVISED APRIL 1977

MOS MEMORY INTERFACE

- Dual ECL-to-MOS Drivers
- Dual ECL-to-TTL Drivers
- Versatile Interface Circuits for Use Between ECL and High-Current, High-Voltage Systems
- Capable of Driving High-Capacitance Loads
- Compatible with Many Popular MOS RAMs
- Inputs are Compatible with Series 10000 ECL and Other Similar ECL Families
- Single In-Phase and Dual Out-of-Phase Inputs per Driver
- Operates from Standard Bipolar and MOS Supply Voltages
- VCC2 Supply Voltage Variable over Wide Range . . . 4.75 V to 22 V
- Two Independent VCC3 Supply Voltage Pins Available
- VCC3 Pins Can Be Connected to VCC2 Pin in Some Applications
- High-Speed Switching
- Transient Overdrive Minimizes Power Dissipation



FUNCTION TABLE

description

The SN75368 is a monolithic dual ECL-to-MOS driver and interface circuit. The device accepts standard input signals from Series SN10000 ECL and other similar ECL families and provides high-current and high-voltage output levels suitable for driving MOS and TTL circuits. Specifically, it may be used to drive address, control, and timing inputs for several types of MOS RAMs including the TMS1103, TMS1103-1, TMS4030, TMS4062, and 7001.

INPUTS			OUTPUT Y
DIFFERENTIAL (More positive of A or B)—C		LOGIC LEVEL	
A	B	C	
H ($V_{ID} \geq 150 \text{ mV}$)		L H L	
		H L L	L
		H H L	
? ($-150 \text{ mV} \leq V_{ID} \leq 150 \text{ mV}$)	X X X		INDETERMINATE
L ($V_{ID} \leq -150 \text{ mV}$)	L L H		H

H = high level, L = low level, X = irrelevant
See additional function tables in Figure 6.

The SN75368 operates from the TTL VCC supply, the ECL VEE supply, and standard MOS supplies in most applications. This device has been optimized for operation with a VCC2 supply voltage from 12 volts to 20 volts with nominal VCC3 supply voltages from 3 to 4 volts higher than VCC2. However, the SN75368 was designed so as to be useable over a much wider range of VCC2 and VCC3. In some applications the VCC3 power supply can be eliminated by connecting the two VCC3 pins to the VCC2 pin. By connecting the VCC2 pin to the TTL 5-volt supply, the device can be used as an ECL-to-TTL converter.


The device has one in-phase and two out-of-phase ECL-compatible inputs per driver. By proper connections of the inputs, the SN75368 may be used three ways: positive-NOR gate, differential ECL line receiver, or noninverting gate. Some applications require one input per gate to be connected to an externally generated ECL reference voltage, VBB.

The SN75368 is characterized for operation from 0°C to 70°C.

TYPE SN75368

DUAL ECL-TO-MOS DRIVER

schematics of inputs and outputs



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage range of VCC1 (see Note 1)	-0.5 to 7 V
Supply voltage range of VCC2	-0.5 to 22 V
Supply voltage range of 1VCC3 and 2VCC3	-0.5 to 30 V
Supply voltage range of VEE	-8 to 0.5 V
Negative voltage at VCC1, VCC2, 1VCC3, or 2VCC3 with respect to VEE	-0.5 V
Input voltage range	-7V to 0.5 V
Negative voltage at any input with respect to VEE	-1 V
Differential input voltage	5.5 V
Continuous total dissipation at (or below) 25°C free-air temperature (see Note 2): J package	1025 mW
N package	1150 mW
Operating free-air temperature range	0°C to 70°C
Storage temperature range	-65° to 150°C
Lead temperature 1/16 inch from case for 60 seconds: J package	300°C
Lead temperature 1/16 inch from case for 10 seconds: N package	260°C

NOTES: 1. Voltage values are with respect to network ground terminal unless otherwise noted.

2. For operation above 25°C free-air temperature, refer to Dissipation Derating Curves in the Thermal Information section, which starts on page 19. In the J package, SN75368 chips are glass-mounted.

recommended operating conditions

	MIN	NOM	MAX	UNIT
Supply voltage, VCC1	4.75	5	5.25	V
Supply voltage, VCC2	4.75	20	22	V
Supply voltage, 1VCC3 and 2VCC3	VCC2	24	28	V
Voltage difference between supply voltages: 1VCC3-VCC2 and 2VCC3-VCC2	0	4	10	V
Supply voltage, VEE	-4.68	-5.2	-5.72	V
Operating free-air temperature, TA	0	70	70	°C

definition of input logic levels (see Note 3)

PARAMETER	B (Least Positive)	A (Most Positive)	UNIT
V_{IH} High-level input voltage at any input	-1.5	-0.7	V
V_{IL} Low-level input voltage at any input	V_{EE}	$V_{IH}-150\text{ mV}$	
V_{IDH} High-level differential input voltage (see Note 3)	150		mV
V_{IDL} Low-level differential input voltage (see Note 3)		-150	mV

NOTE 3: Differential input voltage is the voltage at the more-positive inverting input (A or B) with respect to the noninverting input (C) of the same gate.

TYPE SN75368

DUAL ECL-TO-MOS DRIVER

electrical characteristics over recommended ranges of V_{CC1} , V_{CC2} , V_{CC3} , V_{EE} , and operating free-air temperature (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
V_{OH}	High-level output voltage	$V_{CC3} = V_{CC2} + 3 \text{ V}$, $V_{IDL} = -150 \text{ mV}$, $I_{OH} = -100 \mu\text{A}$	$V_{CC2}-0.3$	$V_{CC2}-0.1$		V
		$V_{CC3} = V_{CC2} + 3 \text{ V}$, $V_{IDL} = -150 \text{ mV}$, $I_{OH} = -10 \text{ mA}$	$V_{CC2}-1.2$	$V_{CC2}-0.9$		
		$V_{CC3} = V_{CC2}$, $V_{IDL} = -150 \text{ mV}$, $I_{OH} = -50 \mu\text{A}$	$V_{CC2}-1$	$V_{CC2}-0.7$		
		$V_{CC3} = V_{CC2}$, $V_{IDL} = -150 \text{ mV}$, $I_{OH} = -10 \text{ mA}$	$V_{CC2}-2.3$	$V_{CC2}-1.8$		
V_{OL}	Low-level output voltage	$V_{IDH} = 150 \text{ mV}$, $I_{OL} = 10 \text{ mA}$		0.15	0.3	V
		$V_{CC3} = 10 \text{ V}$ to 28 V , $V_{IDH} = 150 \text{ mV}$, $I_{OL} = 30 \text{ mA}$		0.2	0.4	
V_{OK}	Output clamp voltage	$V_{ID} = -500 \text{ mV}$, $I_{OH} = 20 \text{ mA}$			$V_{CC2}+1.5$	V
I_{IH}	High-level input current	$V_{EE} = -5.72 \text{ V}$, $V_I = -0.7 \text{ V}$ All other inputs at -5.72 V		300	800	μA
I_{IL}	Low-level input current	$V_I = -2 \text{ V}$, All other inputs at -0.7 V			-10	μA
		$V_{EE} = -5.72 \text{ V}$, $V_I = -5.72 \text{ V}$, All other inputs at -0.7 V			-100	
$I_{CC1(H)}$	Supply current from V_{CC1} , all outputs high			21	38	mA
$I_{CC2(H)}$	Supply current from V_{CC2} , all outputs high	$V_{CC1} = 5.25 \text{ V}$, $V_{CC2} = 22 \text{ V}$ $V_{CC3} = 28 \text{ V}$, $V_{EE} = -5.72 \text{ V}$,		-2	+0.25	
$I_{CC3(H)}$	Supply current from $1V_{CC3}$ or $2V_{CC3}$, all outputs high	All A and B inputs at -2 V , Both C inputs at -0.7 V , No load		1	1.8	
$I_{EE(H)}$	Supply current from V_{EE} , all outputs high			-21	-38	
$I_{CC1(L)}$	Supply current from V_{CC1} , all outputs low			13	24	mA
$I_{CC2(L)}$	Supply current from V_{CC2} , all outputs low	$V_{CC1} = 5.25 \text{ V}$, $V_{CC2} = 22 \text{ V}$, $V_{CC3} = 28 \text{ V}$, $V_{EE} = -5.72 \text{ V}$,		0.5	1	
$I_{CC3(L)}$	Supply current from $1V_{CC3}$ or $2V_{CC3}$, all outputs low	All A and B inputs at -0.7 V , Both C inputs at -2 V , No load		4	8	
$I_{EE(L)}$	Supply current from V_{EE} , all outputs low			-21	-38	
$I_{CC2(H)}$	Supply current from V_{CC2} , all outputs high	$V_{CC1} = 5.25 \text{ V}$, $V_{CC2} = 22 \text{ V}$, $V_{CC3} = 22 \text{ V}$, $V_{EE} = -5.72 \text{ V}$,			0.25	mA
$I_{CC3(H)}$	Supply current from $1V_{CC3}$ or $2V_{CC3}$, all outputs high	All A and B inputs at -2 V , Both C inputs at -0.7 V , No load			0.25	
$I_{CC2(S)}$	Supply current from V_{CC2} , stand-by condition	$V_{CC1} = 0 \text{ V}$, $V_{CC2} = 22 \text{ V}$, $V_{CC3} = 22 \text{ V}$, $V_{EE} = 0 \text{ V}$,			0.25	mA
$I_{CC3(S)}$	Supply current from $1V_{CC3}$ or $2V_{CC3}$, stand-by condition	All A and B inputs at -0.7 V , Both C inputs at -2 V , No load			0.25	

[†]All typical values are at $V_{CC1} = 5 \text{ V}$, $V_{CC2} = 20 \text{ V}$, $V_{CC3} = 24 \text{ V}$, $V_{EE} = -5.2 \text{ V}$, and $T_A = 25^\circ\text{C}$ except for V_{OH} for which V_{CC1} and V_{CC2} are as stated under test conditions.


switching characteristics, $V_{CC1} = 5 \text{ V}$, $V_{CC2} = 20 \text{ V}$, $V_{EE} = -5.2 \text{ V}$, $T_A = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	$V_{CC3} = 24 \text{ V}$			$V_{CC3} = 20 \text{ V}$			UNIT
		MIN	TYP	MAX	MIN	TYP	MAX	
t_{DLH}	Delay time, low-to-high-level output $C_L = 390 \text{ pF}$, $R_D = 10 \Omega$, See Figure 1	4	12	22	5	13	23	ns
t_{DHL}		5	13	23	5	15	24	ns
t_{TLH}		7	19	32	8	20	33	ns
t_{THL}		8	20	33	6	18	33	ns
t_{PLH}		11	31	54	13	33	56	ns
t_{PHL}		13	33	56	11	33	57	ns

TYPE SN75368

DUAL ECL-TO-MOS DRIVER

PARAMETER MEASUREMENT INFORMATION



- NOTES: A. The pulse generator has the following characteristics: PRR = 1 MHz, $Z_{out} \approx 50 \Omega$.
 B. C_L includes probe and jig capacitance.
 C. The high-level reference point is 17 V when $V_{CC3} = V_{CC2} = 20$ V, and is 18 V when $V_{CC3} = V_{CC2} + 4$ V = 24 V.

FIGURE 1—SWITCHING TIMES, EACH DRIVER

TYPICAL CHARACTERISTICS




FIGURE 2

TYPE SN74368
DUAL ECL-TO-MOS DRIVER

TYPICAL APPLICATION DATA




FIGURE 3—INTERCONNECTION OF SN75368 DEVICES WITH TMS4062-TYPE P-CHANNEL MOS RAM

5





FIGURE 4—INTERCONNECTION OF SN75368 DEVICES WITH 7001-TYPE N-CHANNEL MOS RAM


TYPE SN75368

DUAL ECL-TO-MOS DRIVER

TYPICAL APPLICATION DATA



(a)




(b)

FIGURE 5—REPRESENTATIVE METHODS OF INTERCONNECTING SN75368
DEVICES WITH SN10000 SERIES ECL

TYPE SN75368 DUAL ECL-TO-MOS DRIVER


positive-NOR gate



FUNCTION TABLE

CONFIGURATION	INPUTS			OUTPUT Y
	A	B	C	
C at V _{BB}	L	L	V _{BB}	H
	H	X	V _{BB}	L
	X	H	V _{BB}	L


noninverting gate



FUNCTION TABLE

CONFIGURATION	INPUTS			OUTPUT Y
	A	B	C	
A and B at V _{BB}	V _{BB}	V _{BB}	L	L
	V _{BB}	V _{BB}	H	H
A at V _{BB} , B connected low	V _{BB}	L	L	L
	V _{BB}	L	H	H
B at V _{BB} , A connected low	L	V _{BB}	L	L
	L	V _{BB}	H	H

differential ECL line receiver



FUNCTION TABLE


CONFIGURATION	INPUTS			OUTPUT Y
	A	B	C	
A and B connected together	H	H	L	L
	L	L	H	H
A not used but connected low	L	H	L	L
	L	L	H	H
B not used but connected low	H	L	L	L
	L	L	H	H

H = high level, L = low level, X = irrelevant

V_{BB} = Reference Supply voltage for SN10000 Series ECL.

FIGURE 6—FUNCTIONS

TYPICAL APPLICATION DATA



NOTE: R_D ≈ 10 Ω to 30 Ω (optional).

FIGURE 7—USE OF DAMPING RESISTOR TO REDUCE OR ELIMINATE OUTPUT TRANSIENT OVERSHOOT IN CERTAIN SN75368 APPLICATIONS

Applications using the SN75368 as an interface device between series SN10000 ECL inputs and the address, control, and timing inputs for two types of MOS RAMS are shown in Figures 3 and 4. The 1VCC3 and 2VCC3 supply pins of the SN75368 may be connected to the VCC2 pin as shown in Figure 3 or connected to a separate voltage higher than VCC2 as shown in Figure 4. If desired, the 1VCC3 pin may be connected to a voltage different from the 2VCC3 pin.

Figures 3 and 4 show the use of the SN75368 over a wide range of VCC2, 1VCC3, and 2VCC3 supply voltages. This device may even be used as ECL-to-TTL-level converters, if desired, by connecting VCC2, 1VCC3, and 2VCC3 to 5 volts.

The one in-phase (C) and two out-of phase (A and B) inputs per driver permit much flexibility when using the SN75368. By connecting the correct input to an externally generated V_{BB} (ECL reference supply voltage) positive-NOR gate, inverting gate, or noninverting gate functions may be obtained as shown in Figure 5. By driving the correct inputs differentially as in Figure 5 (b), these devices may be used as differential ECL line receivers and no V_{BB} reference voltage is required. The V_{BB} reference voltage may be generated as in Figure 5 (a) by connecting the output of an ECL gate to its out-of-phase input, by using the V_{BB} pin of certain ECL devices such as SN10115, or by other methods. An unused out-of-phase input may be connected low or connected to the other out-of-phase input of the same gate in many applications. Function tables for many of these applications are shown in Figure 6.

The fast switching speeds of the SN75368 may produce undesirable output transient overshoot because of load or wiring inductance. A small series damping resistor may be used to reduce or eliminate this output transient overshoot. The optimum value of the damping resistor depends on the overall load characteristics and switching speed. A typical value would be between 10 Ω and 30 Ω. See Figure 7.

INTERFACE CIRCUITS

TYPE SN75369

DUAL MOS DRIVER

BULLETIN NO. DL-S 7712380, APRIL 1976—REVISED APRIL 1977

MOS MEMORY INTERFACE

- Dual Inverting MOS Driver
- Low Standby Power Dissipation
- Versatile Interface Circuit for Use between TTL Levels and Level-Shifted High-Current, High-Voltage Systems
- Inputs May Be Level-Shifted by Use of a Current Source or Capacitive Coupling or Driven Directly by a Voltage Source
- Designed to Be Functionally Interchangeable with National DS0026
- Capable of Driving High-Capacitance Loads
- Compatible with Many Popular MOS RAMs and MOS Shift Registers
- V_{CC} Supply Voltage Variable over Wide Range to 22 Volts Maximum with Respect to V_{EE}
- Operates from Standard Bipolar and/or MOS Supply Voltage
- High-Speed Switching
- Transient Overdrive Minimizes Power Dissipation

description


The SN75369 is a monolithic dual MOS driver and interface circuit that operates with either current-source or voltage-source input signals. The device accepts appropriate level-shifted input signals from TTL or other logic systems and provides high-current and high-voltage output levels suitable for driving MOS circuits. Specifically, it may be used to drive address, control, and/or timing inputs for several types of MOS RAMs and MOS shift registers.

The SN75369 operates from standard MOS and/or bipolar supplies in most applications. This device has been optimized for operation with V_{CC} supply voltage from 12 volts to 20 volts positive with respect to V_{EE} . However, it is designed so as to be usable over a wide range of V_{CC} .

Inputs of the SN75369 are referenced to the V_{EE} terminal and contain a series current-limiting resistor. The device will operate with either positive current input signals or voltage input signals that are positive with respect to V_{EE} . In many applications the V_{EE} terminal is connected to the MOS V_{DD} supply of -12 volts to -15 volts with the inputs to be driven from TTL levels or other positive voltage levels. The required negative-level shifting may be done with an external p-n-p transistor current source or by use of capacitive coupling and appropriate input voltage pulse characteristics.

The SN75369 is characterized for operation from 0°C to 70°C.

JG OR P
DUAL-IN-LINE PACKAGE (TOP VIEW)





NC • No internal connection

TYPE SN75369

DUAL MOS DRIVER

schematics of inputs and outputs



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage range of V _{CC} (see Note 1)	-0.5 V to 22 V
Input voltage	5.5 V
Continuous total dissipation at (or below) 25°C free-air temperature (see Note 2):			
JG package	825 mW
P package	1000 mW
Operating free-air temperature range	0°C to 70°C
Storage temperature range	-65°C to 150°C
Lead temperature 1/16 inch from case for 60 seconds: JG package	300°C
Lead temperature 1/16 inch from case for 10 seconds: P package	260°C

NOTES: 1. Voltage values are with respect to the V_{EE} terminal unless otherwise noted.

2. For operation above 25°C free-air temperature, refer to Dissipation Derating Curves in the Thermal Information section, which starts on page 19. In the JG package, SN75369 chips are glass-mounted.

recommended operating conditions

	MIN	NOM	MAX	UNIT
Supply voltage, V _{CC}	4.75	20	22	V
Operating free-air temperature, T _A	0	70	70	°C

definition of input logic levels

PARAMETER	MIN	TYP	MAX	UNIT
V _{IH} High-level input voltage	2.5	4.5	4.5	V
V _{IL} Low-level input voltage			0.5	V
I _{IH} High-level input current	8	20	20	mA
I _{IL} Low-level input current			27	mA

TYPE SN75369 DUAL MOS DRIVER

**electrical characteristics over recommended ranges of V_{CC} and operating free-air temperature
(unless otherwise noted)**

PARAMETER		TEST CONDITIONS (See Note 3)	MIN	TYP†	MAX	UNIT
V_{IK}	Input clamp voltage	$I_I = -15 \text{ mA}$			-1.5	V
V_{OH}	High-level output voltage	$V_{IL} = 0.5 \text{ V}, I_{OH} = -50 \mu\text{A}$	$V_{CC}-1$	$V_{CC}-0.7$		V
		$I_{IL} = 0.7 \text{ mA}, I_{OH} = -50 \mu\text{A}$				
		$V_{IL} = 0.5 \text{ V}, I_{OH} = -10 \text{ mA}$			$V_{CC}-2.3$	
V_{OL}	Low-level output voltage	$I_{IL} = 0.7 \text{ mA}, I_{OH} = -10 \text{ mA}$	$V_{CC}-1.8$			V
		$V_{IH} = 2.5 \text{ V}, I_{OL} = 10 \text{ mA}$		0.15	0.3	
		$I_{IH} = 8 \text{ mA}, I_{OL} = 10 \text{ mA}$		0.2	0.4	
V_{OK}	Output clamp voltage	$V_I = 0 \text{ V}, I_{OH} = 20 \text{ mA}$	$V_{CC}+1.5$			V
		$I_I = 20 \text{ mA}$		3.7	5	
		$I_I = 8 \text{ mA}$		2.4	3	
I_I	Input current	$I_I = 0.7 \text{ mA}$		0.4	0.6	mA
		$V_I = 4.5 \text{ V}$		27	45	
		$V_I = 2.5 \text{ V}$		9	15	
$I_{CC(H)}$	Supply current from V_{CC} , both outputs high	$V_{CC} = 22 \text{ V}$, Both inputs at 0 V, No load			0.5	mA
$I_{CC(L)}$	Supply current from V_{CC} , both outputs low	$V_{CC} = 22 \text{ V}$, Both inputs at 3 V, No load		7	12	mA

†All typical values are at $V_{CC} = 20 \text{ V}$ and $T_A = 25^\circ\text{C}$.

NOTE 3: Many of these parameters are specified independently for either voltage source or current source external forcing functions at the inputs. Use the appropriate set of specifications for each application.


switching characteristics, $V_{CC} = 20 \text{ V}$, $T_A = 25^\circ\text{C}$

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t_{DLH}	Delay time, low-to-high level output	$C_L = 390 \text{ pF}$, $R_D = 10 \Omega$, See Figure 1	8	16	24	ns
t_{DHL}	Delay time, high-to-low-level output		4	11	20	ns
t_{TLH}	Transition time, low-to-high-level output		8	18	30	ns
t_{THL}	Transition time, high-to-low-level output		6	16	30	ns
t_{PLH}	Propagation delay time, low-to-high-level output		16	35	54	ns
t_{PHL}	Propagation delay time, high-to-low-level output		10	28	50	ns


TYPE SN75369

DUAL MOS DRIVER

PARAMETER MEASUREMENT INFORMATION



TEST CIRCUIT



VOLTAGE WAVEFORMS

NOTES: A. The pulse generator has the following characteristics: PRR = 1 MHz, $Z_{out} \approx 50 \Omega$.
B. C_L includes probe and jig capacitance.

FIGURE 1—SWITCHING TIMES, EACH DRIVER

TYPICAL CHARACTERISTICS




FIGURE 2


TYPE SN75369 DUAL MOS DRIVER

TYPICAL APPLICATION DATA

Applications of the SN75369 used as an interface device in systems converting TTL signals to negative-polarity MOS clock signals are shown in Figures 3 and 4. In both applications the SN75369 V_{EE} pin is connected to a negative MOS supply voltage. Figure 3 and 4 show the use of the SN75369 over a wide range of V_{CC} supply voltages. The device may even be used as a TTL level driver, if desired, by connecting V_{CC} to 5 volts.

Both applications shown require negative level shifting from positive voltage levels to the inputs of the SN75369, which are referenced to the V_{EE} terminal. A p-n-p transistor current source is used to level shift in Figure 3. Resistor R sets the current and a TTL gate is used to switch the p-n-p transistor. Figure 4 shows capacitive coupling being used to level shift. The SN7437 TTL buffer gate is used as a voltage source driver with pull-up resistor R providing additional high-level drive. The value of coupling capacitor C depends on the frequency and characteristics of the signal applied to the capacitor.

The fast switching speeds of the SN75369 may produce undesirable output transient overshoot because of load or wiring inductance. A small series damping resistor may be used to reduce or eliminate this output transient overshoot. The optimum value of the damping resistor depends on the specific load characteristics and switching speed. A typical value would be between 10 Ω and 30 Ω. See Figure 5.




NOTES: A. R ≈ 350 Ω to 500 Ω.
B. Q is 2N3829 or equivalent.

FIGURE 3—MOS RAM CLOCK DRIVER SYSTEM WITH P-N-P TRANSISTOR CURRENT SOURCE
USED TO SHIFT LEVELS TO INPUTS OF SN75369

TYPE SN75369

DUAL MOS DRIVER


TYPICAL APPLICATION DATA



NOTE A: $R \approx 100 \Omega$ to 250Ω .

FIGURE 4—MOS SHIFT REGISTER CLOCK DRIVER SYSTEM WITH CAPACITIVE COUPLING USED TO SHIFT LEVELS TO INPUTS OF SN75369

5



NOTE: $R_D \approx 10 \Omega$ to 30Ω (optional)

FIGURE 5—USE OF DAMPING RESISTOR TO REDUCE OR ELIMINATE OUTPUT TRANSIENT OVERTSHOOT IN CERTAIN SN75369 APPLICATIONS

INTERFACE CIRCUITS

TYPE SN75370 DUAL-CHANNEL INTERFACE TO MOS MEMORIES

BULLETIN NO. DL-S 7712059, SEPTEMBER 1973 — REVISED APRIL 1977

DUAL READ/WRITE AMPLIFIER FOR INTERFACING BETWEEN TTL AND TMS4062-TYPE MOS RANDOM-ACCESS MEMORY (RAM)

performance features

- Node Terminals Connect Directly to I/O Terminals of TMS4062 (AMS6002) and Similar MOS RAMs
- In Write Mode, Write Driver Provides Complementary High-Voltage Outputs at Node Terminals
- In Read Mode, Read Amplifier Responds to Small Differential-Input Current in Node Terminals


description

The SN75370 is a monolithic integrated circuit read/write amplifier that is designed to interface the Input/Output (I/O) terminals of the TMS4062 (AMS6002) and similar type MOS RAMs with TTL.

The device contains two separate channels. Each channel consists of a write driver and a read amplifier, which are common at the input/output node (N) terminals. These terminals are outputs for the write driver and inputs for the read amplifier. In the write mode, the write driver circuit is designed to write MOS-level binary information into the MOS RAM under control of TTL inputs. In the read mode, the read amplifier is designed to read MOS-level binary information from the MOS RAM and convert it to TTL levels at the data output. This is controlled by TTL inputs also.

Data outputs are constructed so that they may be wire-AND connected to other outputs and/or be connected to an external pull-up resistor, if desired. The device has a chip-enable input common to both channels which can be used to enable the entire device. Internal voltage regulators permit circuit operation over a wide range of supply voltages.

functional block diagram (each channel)




ease of design features

- TTL and DTL Compatible Diode-Clamped Inputs
- TTL and DTL Compatible Data Outputs
- 50-mA Data Output Sink-Current Capability
- Data Outputs May Be Wire-AND Connected
- Operates Over Wide Range of Supply Voltages
- Minimizes or Eliminates External Components

J OR N

DUAL-IN-LINE PACKAGE (TOP VIEW)




positive logic: see function table

FUNCTION TABLE

MODE	VOLTAGE INPUTS				VOLTAGE OUTPUTS	DIFFERENTIAL CURRENT INPUT N1-N0	OUTPUT
	CE	WE	RE	D			
Write 0	H	L	H	L	H	L	X
Write 1	H	L	H	H	L	H	X
Read 0	H	H	L	X	L	L	L
Read 1	H	H	L	X	L	L	H
Standby	H	H	H	X	L	L	X
Disabled	L	X	X	X	L	L	Off

H = high level (voltage or current), L = low level (voltage or current), X = irrelevant. Input levels at CE, WE, RE, and D, and output levels at Y are TTL-compatible. Voltage output levels at N fall between V_{SS} and V_{REF}.

**TYPE SN75370
DUAL-CHANNEL INTERFACE TO MOS MEMORIES**



TEXAS INSTRUMENTS INCORPORATED
POST OFFICE BOX 5012 • DALLAS, TEXAS 75222

TYPE SN75370

DUAL-CHANNEL INTERFACE TO MOS MEMORIES

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage range, V _{SS} (see Note 1)	-0.5 V to 25 V
Supply voltage range, V _{REF}	-0.5 V to 15 V
Voltage-difference range between supply voltages, V _{SS} –V _{REF}	-0.5 V to 20 V
Input voltage at CE, WE, RE, or D	5.5 V
Output voltage at Y	7 V
Continuous output current into Y	50 mA
Continuous current into any node terminal	±40 mA
Continuous total dissipation at (or below) 25°C free-air temperature (see Note 2) : J package	1025 mW
N package	1150 mW
Operating free-air temperature range	0°C to 70°C
Storage temperature range	-65°C to 150°C
Lead temperature 1/16 inch from case for 60 seconds: J package	300°C
Lead temperature 1/16 inch from case for 10 seconds: N package	260°C

NOTES: 1. Voltage values are with respect to the V_{DD} terminal unless otherwise noted.

2. For operation above 25°C free-air temperature, refer to Dissipation Derating Curves in the Thermal Information section, which starts on page 19. In the J package, SN75370 chips are glass-mounted.

recommended operating conditions

	MIN	NOM	MAX	UNIT
Supply voltage, V _{SS}	17	20	22	V
Supply voltage, V _{REF}	4.5	7	10	V
Voltage difference between supply voltages, V _{SS} –V _{REF}	8	13	16	V
Operating free-air temperature, T _A	0	70	70	°C




FIGURE 1—MAXIMUM SAFE OPERATING AREA AND RECOMMENDED OPERATING AREA

TYPE SN75370

DUAL-CHANNEL INTERFACE TO MOS MEMORIES

definition of input logic levels

PARAMETER		B (LEAST POSITIVE)	A (MOST POSITIVE)	UNIT
V _{IH}	High-level input voltage at CE, WE, RE, or D	2		V
V _{IL}	Low-level input voltage at CE, WE, RE, or D		0.8	V
I _{IDH}	High-level differential input current in node terminals (see Note 3)	50		μA
I _{IDL}	Low-level differential input current in node terminals (see Note 3)		-50	μA

NOTE 3: I_{ID} = I_{N1} - I_{NO} with current into a terminal being a positive value.

electrical characteristics over recommended ranges of V_{SS}, V_{REF}, and operating free-air temperature (unless otherwise noted)

PARAMETER	TEST FIGURE	TEST CONDITIONS	MIN	TYP†	MAX	UNIT
V _{IK}	2	I _I = -12 mA			-1.5	V
V _{ONH}	3	V _{IH} = 2 V, V _{IL} = 0.8 V, I _{NH} = 0	V _{SS} -2	V _{SS} -1.6		
		V _{IH} = 2 V, V _{IL} = 0.8 V, I _{NH} = -40 mA	V _{SS} -3	V _{SS} -2		
V _{ONL}	3	V _{IH} = 2 V, V _{IL} = 0.8 V, I _{NL} = 0	V _{REF}	V _{REF} +0.2	V _{REF} +1	V
		V _{IH} = 2 V, V _{IL} = 0.8 V, I _{NL} = 20 mA	V _{REF}	V _{REF} +1.2	V _{REF} +2	V
I _{OH}	4	V _{IH} = 2 V, V _{IL} = 0.8 V, I _{IDH} = 50 μA, V _{OH} = 5.5 V			100	μA
V _{OH}	4	V _{IH} = 2 V, V _{IL} = 0.8 V, I _{IDH} = 50 μA, I _{OH} = -200 μA	2.2	2.8	4.5	V
V _{OL}	4	V _{IH} = 2 V, V _{IL} = 0.8 V, I _{IDL} = -50 μA, I _{OL} = 50 mA		0.25	0.4	V
I _I	5	V _I = 5.5 V			1	mA
I _{IH}	5	V _I = 2.4 V			40	μA
I _{IIH}	5	V _I = 2.4 V		-150	+80 -600	μA
I _{IL}	2	V _I = 0.4 V		-0.7	-1.6	mA
r _N	6	V _{SS} open, V _{REF} = 0, I _N = 500 μA, T _A = 25°C	0.7	1‡	1.3	kΩ
I _{OS}	7	V _O = 0 V	CE at 2 V		-3.2	-4.5
			CE at 0.8 V			-1 mA

See next page for supply current and dissipation.

†All typical values, except for r_N and I_{REF(D, O)}, are at V_{SS} = 20 V, V_{REF} = 7 V, T_A = 25°C.

‡Typical value of r_N is with V_{SS} open, V_{REF} = 0 V, T_A = 25°C.

TYPE SN75370
DUAL-CHANNEL INTERFACE TO MOS MEMORIES

supply current and dissipation over operating free-air temperature range (unless otherwise noted)

PARAMETER	MODE	TEST FIGURE	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
I _{SS(D)} Current from V _{SS}	Disabled	8	V _{SS} = 20 V, V _{REF} = 7 V	27	35	mA	
I _{REF(D)} Current from V _{REF}				-20	-25	mA	
P _D Dissipation				410	500	mW	
I _{SS(SB)} Current from V _{SS}	Standby	8	V _{SS} = 20 V, V _{REF} = 7 V	31	39	mA	
I _{REF(SB)} Current from V _{REF}				-12	-18	mA	
P _{SE} Dissipation				560	690	mW	
I _{SS(R1)} Current from V _{SS}	Read-1	8	V _{SS} = 20 V, V _{REF} = 7 V, I _{N1} = 100 μA	31	39	mA	
I _{REF(R1)} Current from V _{REF}				-12	-18	mA	
P _{R1} Dissipation				540	690	mW	
I _{SS(R0)} Current from V _{SS}	Read-0	8	V _{SS} = 20 V, V _{REF} = 7 V, I _{NO} = 100 μA	31	39	mA	
I _{REF(R0)} Current from V _{REF}				4	10	mA	
P _{R0} Dissipation				640	790	mW	
I _{SS(W)} Current from V _{SS}	Write	8	V _{SS} = 20 V, V _{REF} = 7 V, See Note 4	53	66	mA	
I _{REF(W)} Current from V _{REF}				-23	-31	mA	
P _W Dissipation				910	1100	mW	
I _{REF(D,O)} Current from V _{REF}	Disabled, V _{SS} -open	8	V _{SS} open, V _{REF} = 10 V	2 [§]	5	mA	

[†]All typical values, except for r_N and I_{REF(D,O)}, are at V_{SS} = 20 V, V_{REF} = 7 V, T_A = 25°C.

[§]Typical value of I_{REF(D,O)} is with V_{SS} open, V_{REF} = 7 V, T_A = 25°C.

NOTE 4: Duty cycle in the write mode must be low enough to maintain the average dissipation within the continuous dissipation rated limit when averaged over short intervals.

switching characteristics, V_{SS} = 20 V, V_{REF} = 7 V, C_{1/O} = 40 pF, C_L = 15 pF, R_L = 400 Ω, T_A = 25°C

PARAMETER [¶]	FROM (INPUT)	TO (OUTPUT)	TEST FIGURE	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{PLH}	WE	N	10		52	80		
t _{PHL}					31	47	ns	
t _{PLH}	D	N	11		44	70		
t _{PHL}					30	45	ns	
t _{PLH}	CE	N	12		60	95		
t _{PHL}					43	65	ns	
t _{PLH}	RE	Y	13	I _{ID} = -100 μA	13	20		
t _{PHL}					19	28	ns	
t _{PLH}	CE	Y	14	I _{ID} = -100 μA	25	38		
t _{PHL}					32	48	ns	
t _{PLH}	NO	Y	15		25	40		
t _{PHL}					25	40	ns	
t _{PLH}	N1	Y	16		25	40		
t _{PHL}					25	40	ns	
t _{PLH}	WE	Y	17	I _{N1} = 100 μA I _{NO} = 100 μA	135	190		
t _{PHL}					125	190	ns	

[¶]t_{PLH} ≡ propagation delay time, low-to-high-level output


t_{PHL} ≡ propagation delay time, high-to-low-level output

TYPE SN75370

DUAL-CHANNEL INTERFACE TO MOS MEMORIES


PARAMETER MEASUREMENT INFORMATION

d-c test circuits†




NOTES: A. WE, RE, and D inputs are tested for two conditions of CE: CE at 4.5 V and CE at 0 V.
B. When WE is low, these parameters must be measured using pulse techniques. $t_W = 200 \mu s$, duty cycle $\leq 20\%$.

FIGURE 2— V_I and I_L



NOTE A: When WE is low, these parameters must be measured using pulse techniques. $t_W = 200 \mu s$, duty cycle $\leq 20\%$.

FIGURE 3— V_{IH} , V_{IL} , V_{ONH} , and V_{ONL}



NOTES: A. I/O terminals are used as inputs.

B. For testing purposes: $I_{IDH} = I_{N1}$ with $I_{N0} = 0$. (Current into I_{N1} terminal only.)

$-I_{IDL} = I_{N0}$ with $I_{N1} = 0$. (Current into I_{N0} terminal only.)

C. When WE is low, these parameters must be measured using pulse techniques. $t_W = 200 \mu s$, duty cycle $\leq 20\%$.


FIGURE 4— V_{IH} , V_{IL} , I_{IDH} , I_{IDL} , V_{OH} , V_{OL} , I_{OH}

†Arrows indicate actual direction of current flow. Current into a terminal is a positive value.

TYPE SN75370 DUAL-CHANNEL INTERFACE TO MOS MEMORIES


PARAMETER MEASUREMENT INFORMATION

d-c test circuit† (continued)



NOTES: A. WE, RE, and D inputs are tested for two conditions of CE: CE at 4.5 V and CE at 0 V.
 B. When WE is low, these parameters must be measured using pulse techniques. $t_W = 200 \mu s$, duty cycle $\leq 20\%$.

FIGURE 5- I_I and I_{IH}



NOTE A: Resistance r_N is calculated using the equation: $r_N = \frac{V_N}{I_N}$.

FIGURE 6- r_N




FIGURE 7- I_{OS}

†Arrows indicate actual direction of current flow. Current into a terminal is a positive value.


TYPE SN75370

DUAL-CHANNEL INTERFACE TO MOS MEMORIES

PARAMETER MEASUREMENT INFORMATION

d-c test circuits† (continued)

MODE	CE	WE	RE	D
Disabled	0 V	0 V	0 V	4.5 V
Standby	4.5 V	4.5 V	4.5 V	4.5 V
Read-1	4.5 V	4.5 V	0 V	4.5 V
Read-0	4.5 V	4.5 V	0 V	0 V
Write	4.5 V	0 V	4.5 V	4.5 V
Disabled, VSS-open	0 V	0 V	0 V	0 V




- NOTES: A. I_{SS} and I_{REF} are measured simultaneously with both halves of circuit biased identically.
 B. All node terminals are open except as noted otherwise in test conditions.
 C. When WE is low, these parameters must be measured using pulse techniques. $t_W = 200 \mu s$, duty cycle $\leq 20\%$.
 D. Dissipation is calculated using the equation $P = V_{SS} \cdot I_{SS} + V_{REF} \cdot I_{REF}$.

FIGURE 8— I_{SS} , I_{REF} , and P

†Arrows indicate actual direction of current flow. Current into a terminal is a positive value.

switching characteristics



- NOTES: A. Refer to this figure and notes for all switching tests.
 B. The pulse generator has the following characteristics: PRR = 1 MHz, $Z_{out} \approx 50 \Omega$.
 C. C_L and $C_{I/O}$ include probe and jig capacitance.
 D. Input conditions for channel not under test: WE and RE at 2.4 V, D at 0.4 V.
 E. N terminals are connected only to $C_{I/O}$ unless otherwise noted.


FIGURE 9—SWITCHING TEST CIRCUIT

TYPE SN75370

DUAL-CHANNEL INTERFACE TO MOS MEMORIES


PARAMETER MEASUREMENT INFORMATION

switching characteristics (continued)



- NOTES:
- A. See Figure 9.
 - B. Output NO is tested with D at 0.4 V and output N1 is tested with D at 2.4 V.
 - C. Input conditions for other inputs of channel under test: CE at 2.4 V, RE at 2.4 V.

FIGURE 10—VOLTAGE WAVEFORMS, WE TO N



- NOTES:
- A. See Figure 9.
 - B. Input conditions for other inputs of channel under test: CE at 2.4 V, WE at 0.4 V, RE at 2.4 V.


FIGURE 11—VOLTAGE WAVEFORMS, D TO N

TYPE SN75370

DUAL-CHANNEL INTERFACE TO MOS MEMORIES


PARAMETER MEASUREMENT INFORMATION

switching characteristics (continued)



NOTES: A. See Figure 9.
 B. Output N0 is tested with D at 0.4 V and output N1 is tested with D at 2.4 V.
 C. Input conditions for all other inputs of channel under test: WE at 0.4 V, RE at 2.4 V.

FIGURE 12—VOLTAGE WAVEFORMS, CE TO N



NOTES: A. See Figure 9.
 B. Input conditions for all other inputs of channel under test: CE at 2.4 V, WE at 2.4 V, D at 0.4 V.
 C. I_{NO} = 100 μ A.

FIGURE 13—VOLTAGE WAVEFORMS, RE TO Y

TYPE SN75370

DUAL-CHANNEL INTERFACE TO MOS MEMORIES

PARAMETER MEASUREMENT INFORMATION

switching characteristics (continued)




FIGURE 14—VOLTAGE WAVEFORMS, CE TO Y





FIGURE 15—VOLTAGE WAVEFORMS, N0 TO Y

TYPE SN75370

DUAL-CHANNEL INTERFACE TO MOS MEMORIES

PARAMETER MEASUREMENT INFORMATION


switching characteristics (continued)



NOTES: A. See Figure 9.

B. Input conditions for other inputs of channel under test: CE at 2.4 V, WE at 2.4 V, RE at 0.4 V, D at 2.4 V.

FIGURE 16—VOLTAGE WAVEFORMS, N1 TO Y



NOTES: A. See Figure 9.

B. tPLH is tested with IN1 = 100 μA, D at 0.4 V, CE at 2.4 V, RE at 0.4 V.

C. tPHL is tested with IND = 100 μA, D at 2.4 V, CE at 2.4 V, RE at 0.4 V.

D. Duty cycle of input WE pulse generator is 50%.

FIGURE 17—VOLTAGE WAVEFORMS, WE TO Y

TYPE SN75370 DUAL-CHANNEL INTERFACE TO MOS MEMORIES

TYPICAL CHARACTERISTICS




FIGURE 18




FIGURE 19




FIGURE 20




FIGURE 21




FIGURE 22




FIGURE 23

TYPE SN75370

DUAL-CHANNEL INTERFACE TO MOS MEMORIES

TYPICAL CHARACTERISTICS




FIGURE 24




FIGURE 25




FIGURE 26




FIGURE 27




FIGURE 28




FIGURE 29

TYPE SN75370 DUAL-CHANNEL INTERFACE TO MOS MEMORIES

TYPICAL APPLICATION DATA

Figure 30 illustrates a typical MOS memory system using SN75370, TMS4062, and SN75361A. All inputs and outputs from this system are TTL-compatible. The SN75361A is a high-speed monolithic dual TTL-to-MOS driver. The address SN75361As select a cell in each of the 72 TMS4062s. In Figure 30 the I/O terminals of the eight TMS4062 RAMs in each row have been connected to the node terminals of the associated SN75370 channel. Time multiplexing of the column of RAMs (M) by the SN75361A Clock/CS and Reset drivers is then used to write into or read from the cells that have been selected by the address SN75361As.




FIGURE 30-BLOCK DIAGRAM OF TOTALLY TTL-COMPATIBLE 8K X 9-BIT MOS-MEMORY SYSTEM USING SN75370, TMS4062, AND SN75361A

TYPE SN75370 DUAL-CHANNEL INTERFACE TO MOS MEMORIES

TYPICAL APPLICATION DATA





FIGURE 31—INTERCONNECTION OF SN75370 WITH TMS4062 MOS RAM



NOTE A: Pull-up resistor R_L is not necessary, but may be desirable for faster low-to-high-level transition of data output and increased TTL high-level noise margin. The value of R_L is determined by the user based upon the constraints of the system.

FIGURE 32—METHODS OF USING DATA OUTPUTS OF SN75370

TYPE SN75370 DUAL-CHANNEL INTERFACE TO MOS MEMORIES

TYPICAL APPLICATION DATA




FIGURE 33—TYPICAL OPERATING INPUT VOLTAGE WAVEFORMS FOR SN75370

5




FIGURE 34—SWITCHING POWER TO V_{SS} TERMINAL
OF SN75370 USING P-N-P TRANSISTOR

TYPE SN75370

DUAL-CHANNEL INTERFACE TO MOS MEMORIES

THERMAL INFORMATION

Power generated by the device depends on the mode of operation and the supply voltages used. Under some conditions, the SN75370 may generate sufficient instantaneous power to exceed, on average, the rated continuous power dissipation capability of the package. Appropriate duty-cycling of high-power conditions must be used to keep average power generated by the SN75370 within ratings.

Figure 33 shows typical methods to lower average power dissipation by pulsing the CE, WE, and RE inputs. Highest power occurs when both channels are in the write mode. Usually the write mode must be duty-cycled to reduce average power. Figure 33 (d) and Figure 34 demonstrate the use of a discrete P-N-P transistor to switch power to the V_{SS} terminal of the SN75370 to minimize average power. In addition, forced-air cooling or heat-sinking techniques may be used to increase the dissipation capability of the SN75370.

The following example illustrates a method to calculate average d-c supply power for the SN75370. The typical average power over a period T will be calculated using Figure 33(a). Assume both channels are operating identically, except in read mode where one channel is reading a 1 and the other channel is reading a 0. Let V_{SS} = 20 V, V_{REF} = 7 V and T_A = 25°C. The subscripts W, R, SB, and D refer to write, read, standby, and disabled, respectively.

$$P_{AV} = \frac{t_W P_W + t_R P_R + t_{SB} P_{SB} + t_D P_D}{T}$$

$$T = t_W + t_R + t_{SB} + t_D$$

Typical power for each mode is stated in the electrical characteristics table. This example uses duty cycles (t/T) estimated from Figure 33(a). These values are then substituted in order:

$$P_{AV} = (0.25) (910) + (0.25) \left(\frac{560+640}{2} \right) + (0.2) (560) + (0.3) (410)$$

$$P_{AV} = 613 \text{ mW}$$

FUTURE PRODUCT TO BE ANNOUNCED

TYPE SN75375 QUADRUPLE TTL-TO-MOS DRIVER

APRIL 1977

- Individual V_{CC2} Supplies For Each Driver
- V_{CC2} Variable Over a Wide Range . . . 5 V to 24 V
- Two NAND Drivers and Two Inverting Drivers Per Package
- High Speed . . . Typical Propagation Delay Time = 31 ns

applications

- TTL-to-MOS Driver
- Data Line Transceiver
- Display Digit and Segment Driver
- TTL Clock Generator
- MOS Clock Generator


description

The SN75375 is a quadruple TTL-to-MOS driver that features individual V_{CC2} supplies for each of the drivers. The individual V_{CC2} pins allow for individual adjustment of V_{OH} levels to match various load conditions. The circuit performance is similar to that of the SN75365.

The SN75375 will be characterized for operation from 0°C to 70°C.

supply voltages: $V_{CC1} = 5$ V
 V_{CC2} variable from 5 V to 24 V

J OR N DUAL-IN-LINE PACKAGE (TOP VIEW)



Memory Drivers

6

MEMORY DRIVER SELECTION GUIDE

MEMORY DRIVERS

- TTL-COMPATIBLE INPUTS

- CORE MEMORY APPLICATIONS

DESCRIPTION	MAXIMUM OUTPUT CURRENT	t _{PD} ¹ TYPICAL	POWER SUPPLIES	DEVICE TYPE FOR TEMPERATURE RANGE		PACKAGE TYPE	ADDITIONAL FEATURES	PAGE NO.
				-55°C TO 125°C	0°C TO 70°C			
DUAL SINK/SOURCE MEMORY DRIVERS	400 mA	75 ns	V _{CC} = 14 V		SN75324	J,N	<ul style="list-style-type: none"> ● Internal decoding and timing circuitry ● Output short-circuit protection ● Source output terminals swing between 14 V and ground 	191
	600 mA	35 ns	V _{CC1} = 5 V, V _{CC2} variable to 24 V	SN55325	SN75325	J J,N	<ul style="list-style-type: none"> ● Also used for high-voltage, high-current driver applications ● Output transient voltage protection ● Source output terminals swing between V_{CC2} and ground 	198
QUADRUPLE MEMORY DRIVERS	600 mA	35 ns	V _{CC1} = 5 V, V _{CC2} variable to 24 V	SN55327	SN75327	J J,N	<ul style="list-style-type: none"> ● Also used for high speed magnetic memory applications ● Output transient voltage protection ● Output capable of swinging between V_{CC2} and ground 	213
		40 ns	V _{CC1} = 5 V, V _{CC2} variable to 24 V		SN75328	J,N	<ul style="list-style-type: none"> ● Also used for bubble memory applications ● Output transient voltage protection ● Output capable of swinging between V_{CC2} and ground ● Uncommitted collectors and emitters ● Common external base drive control (SN75238) ● Individual external base drive control (SN75330) 	219
					SN75330			
QUADRUPLE SINK MEMORY DRIVER	600 mA	30 ns	V _{CC} = 5 V	SN55326	SN75326	J J,N	<ul style="list-style-type: none"> ● Also used for high-voltage, high-current driver applications ● Output transient voltage protection ● 24 V output capability 	213
EIGHT-CHANNEL MEMORY DRIVER	350 mA	85 ns	V _{CC1} = 5 V, V _{CC2} = 12 V	SN55329		RA	<ul style="list-style-type: none"> ● Bipolar output currents controlled to within 5% ● 3-state outputs ● Internal power control — does not require power supply sequencing ● Contains 3-line to 8-line decoder ● 24-pin ceramic flat package ● Temperature range: -55°C to 110°C 	See Note 1

¹t_{PD} = Propagation Delay Time

NOTE 1: For additional information, contact your nearest TI field sales office.

INTERFACE CIRCUITS

TYPE SN75324 MEMORY CORE DRIVER WITH DECODE INPUTS

BULLETIN NO. DL-S 7711169, APRIL 1969—REVISED APRIL 1977

SERIES 75 MEMORY DRIVER

PERFORMANCE

- Fast Switching Times
- 400-mA Output Capability
- Internal Decoding and Timing Circuitry
- Dual Sink/Source Outputs
- Output Short-Circuit Protection

EASE OF DESIGN

- TTL or DTL Compatibility
- Eliminates Transformer Coupling
- Reduces Drive-Line Lengths
- Increases Reliability
- Minimizes External Components

description

The SN75324 is a monolithic memory driver with decode inputs designed for use with magnetic memories. The device contains two 400-millampere (source/sink) switch pairs, with decoding capability from four address lines. Two address inputs (B and C) are used for mode selection, i.e., source or sink. The other two address inputs (A and D) are used for switch-pair selection, i.e., output switch-pair Y/Z or W/X respectively.

The sink circuit is composed of an inverting switch with a transistor-transistor-logic (TTL) input. The source circuit is an emitter-follower driven from a TTL input stage.

The SN75324 is characterized for operation from 0°C to 70°C.


FUNCTION TABLE

INPUTS				OUTPUTS						
ADDRESS		TIMING		SINK	SOURCES	SINK				
A	B	C	D	E	F	G	W	X	Y	Z
L	L	H	H	H	H	H	ON	OFF	OFF	OFF
L	H	L	H	H	H	H	OFF	ON	OFF	OFF
H	H	L	L	H	H	H	OFF	OFF	ON	OFF
H	L	H	L	H	H	H	OFF	OFF	OFF	ON
X	X	X	X	L	X	X	OFF	OFF	OFF	OFF
X	X	X	X	X	L	X	OFF	OFF	OFF	OFF
X	X	X	X	X	X	L	OFF	OFF	OFF	OFF


H = high level, L = low level, X = irrelevant

NOTE: Not more than one output is to be on at one time:
When all timing inputs are high, two of the address
inputs must be low.

J CERAMIC DUAL-IN-LINE PACKAGE (TOP VIEW)



N PLASTIC DUAL-IN-LINE PACKAGE (TOP VIEW)




NC—No internal connection

GND 1 and GND 2 are to be connected together.

TYPE SN75324 MEMORY CORE DRIVER WITH DECODE INPUTS

schematic



TYPE SN75324

MEMORY CORE DRIVER WITH DECODE INPUTS

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage V_{CC} (See Note 1)	17 V
Input voltage (See Note 2)	5.5 V
Operating free-air temperature range	0°C to 70°C
Continuous total power dissipation at (or below) 25°C free-air temperature (See Note 3):	
J package	1375 mW
N package	1150 mW
Storage temperature range	-65°C to 150°C

- NOTES:
1. Voltage values are with respect to network ground terminal.
 2. Input signals must be zero or positive with respect to network ground terminal.
 3. For operation above 25°C free-air temperature, refer to Dissipation Derating Curves in the Thermal Information section, which starts on page 19. In the J package, SN75324 chips are alloy-mounted.

electrical characteristics (unless otherwise noted, $V_{CC} = 14$ V, $T_A = 0^\circ\text{C}$ to 70°C)

PARAMETER	TEST FIGURE	TEST CONDITIONS	MIN	TYP†	MAX	UNIT
V_{IH} High-level input voltage	1		3.5			V
V_{IL} Low-level input voltage	1			0.8		V
I_{IH} High-level input current, address inputs	1	$V_I = 5$ V		200		μA
I_{IH} High-level input current, timing inputs	1	$V_I = 5$ V		100		μA
I_{IL} Low-level input current, address inputs	1	$V_I = 0$ V		-6		mA
I_{IL} Low-level input current, timing inputs	1	$V_I = 0$ V		-12		mA
$V_{(\text{sat})}$ Sink saturation voltage	2	$I_{\text{sink}} \simeq 420$ mA, $R_L = 53 \Omega$	0.75	0.85		V
$V_{(\text{sat})}$ Source saturation voltage	2	$I_{\text{source}} \simeq -420$ mA, $R_L = 47.5 \Omega$	0.75	0.85		V
I_{off} Output off-state current	1	$V_I = 0$ V	125	200		μA
I_{CC} Supply current, all sources and sinks off	3	$V_I = 0$ V	12.5	15		mA
I_{CC} Supply current, either sink selected	4			30	42	mA
I_{CC} Supply current, either source selected	4			25	35	mA

†All typical values are at $T_A = 25^\circ\text{C}$


switching characteristics, $V_{CC} = 14$ V, $T_A = 25^\circ\text{C}$

PARAMETER	TEST FIGURE	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t_{PLH} Propagation delay time, low-to-high-level source output	5	$R_{L1} = 53 \Omega$, $R_{L2} = 500 \Omega$, $C_L = 20 \text{ pF}$		90		ns
t_{PHL} Propagation delay time, high-to-low-level source output	5			50		ns
t_{PLH} Propagation delay time, low-to-high-level sink output	6	$R_L = 53 \Omega$, $C_L = 20 \text{ pF}$		110		ns
t_{PHL} Propagation delay time, high-to-low-level sink output	6			40		ns
t_s Sink storage time	6			70		ns

TYPE SN75324 MEMORY CORE DRIVER WITH DECODE INPUTS

PARAMETER MEASUREMENT INFORMATION

d-c test circuits†




TEST TABLE FOR I_{IL}

APPLY 3.5 V	GROUND	TEST I_{IL}
B, C, E, F, and G	A and D	A
B, C, E, F, and G	A and D	D
A, D, E, F, and G	B and C	B
A, D, E, F, and G	B and C	C
A, B, C, D, F, and G	E	E
A, B, C, D, E, and G	F	F
A, B, C, D, E, and F	G	G

- NOTES:
1. Check V_{IH} and V_{IL} per Function Table.
 2. Measure I_{IL} per Test Table.
 3. When measuring I_{IH} , all other inputs are at ground. Each input is tested separately.

FIGURE 1— V_{IL} , V_{IH} , I_{IL} , I_{IH} , and I_{off}



NOTE: This parameter must be using pulse techniques. $t_W = 500\text{ ns}$, duty cycle $\leq 1\%$.

FIGURE 2 — $V_{(sat)}$

†Arrows indicate actual direction of current flow. Current into a terminal is a positive value.

TYPE SN75324

MEMORY CORE DRIVER WITH DECODE INPUTS

PARAMETER MEASUREMENT INFORMATION

d-c test circuits † (continued)





FIGURE 3 — I_{CC} (ALL OUTPUTS OFF)



- NOTES:**
1. Ground A and B, apply 3.5 V to C and D, and measure I_{CC} (output W is on).
 2. Ground B and D, apply 3.5 V to A and C, and measure I_{CC} (output Z is on).
 3. Ground A and C, apply 3.5 V to B and D, and measure I_{CC} (output X is on).
 4. Ground C and D, apply 3.5 V to A and B, and measure I_{CC} (output Y is on).


FIGURE 4 — I_{CC} (ONE OUTPUT ON)

† Arrows indicate actual direction of current flow. Current into a terminal is a positive value.


TYPE SN75324 MEMORY CORE DRIVER WITH DECODE INPUTS

PARAMETER MEASUREMENT INFORMATION

switching characteristics



TEST CIRCUIT



VOLTAGE WAVEFORMS


- NOTES:**
1. The input waveform is supplied by a generator with the following characteristics: $t_r = t_f = 10\text{ ns}$, duty cycle $\leq 1\%$, and $Z_{out} \approx 50\ \Omega$.
 2. When measuring delay times at output X, apply $+5\text{ V}$ to input D, and ground A. When measuring delay times at output Y, apply $+5\text{ V}$ to input A, and ground D.
 3. C_L includes probe and jig capacitance.
 4. Unless otherwise noted all resistors are 0.5 W .

FIGURE 5 — SOURCE-OUTPUT SWITCHING TIMES


TYPE SN75324 MEMORY CORE DRIVER WITH DECODE INPUTS

PARAMETER MEASUREMENT INFORMATION

switching characteristics



TEST CIRCUIT



6

VOLTAGE WAVEFORMS

- NOTES:**
1. The input waveform is supplied by a generator with the following characteristics: $t_r = t_f = 10 \text{ ns}$, duty cycle $\leq 1\%$, $Z_{out} \approx 50 \Omega$.
 2. When measuring delay times at output W, apply +5 V to input D, and ground A. When measuring delay times at output Z, apply +5 V to input A, and ground D.
 3. C_L includes probe and jig capacitance.

FIGURE 6 – SINK-OUTPUT SWITCHING TIMES

INTERFACE CIRCUITS

TYPES SN55325, SN75325 MEMORY CORE DRIVERS

BULLETIN NO. DL-S 7711437, MARCH 1971 — REVISED APRIL 1977

SERIES 55/75 MEMORY DRIVER featuring

PERFORMANCE

- 600-mA Output Capability
- Fast Switching Times
- Output Transient-Voltage Protection
- Dual Sink and Dual Source Outputs
- Minimum Time Skew between Address and Output Current Rise
- 24-Volt Output Capability

EASE OF DESIGN

- Source Base Drive Externally Adjustable
- TTL or DTL Compatibility
- Input Clamping Diodes
- Transformer Coupling Eliminated
- Reliability Increased
- Drive-Line Lengths Reduced
- Use of External Components Minimized

description

The SN55325 and SN75325 are monolithic integrated circuit memory drivers with logic inputs and are designed for use with magnetic memories.

The devices contain two 600-milliamperes source switches and two 600-milliamperes sink switches. Source selection is determined by one of two logic inputs, and source turn-on is determined by the source strobe. Likewise, sink selection is determined by one of two logic inputs, and sink turn-on is determined by the sink strobe. This arrangement allows selection of one of the four switches and its subsequent turn-on with minimum time skew of the output current rise.


When R_{int} and node R are connected together, the amount of base drive available for the source-1 or source-2 output transistor is set internally by a 575-ohm resistor. This method provides adequate base drive for source currents up to 375 mA with a V_{CC2} voltage of 15 volts or 600 mA with a V_{CC2} voltage of 24 volts.

When source currents greater than 375 mA are required, it is recommended that a resistor of the appropriate value be connected between V_{CC2} and node R and R_{int} must remain open. By using this method the source base current may usually be regulated within $\pm 5\%$. An advantage of this method of setting the base drive is that the power dissipated by this resistor is external to the package and allows the integrated circuit to operate at higher source currents for a given junction temperature.

Each sink-output collector has an internal pull-up resistor in parallel with a clamping diode connected to V_{CC2} . This arrangement provides protection from voltage surges associated with switching inductive loads.

The SN55325 is characterized for operation over the full military temperature range of -55°C to 125°C ; the SN75325 is characterized for operation from 0°C to 70°C .

J OR N DUAL-IN-LINE PACKAGE
(TOP VIEW)



positive logic: See function table

FUNCTION TABLE

ADDRESS INPUTS				STROBE INPUTS		OUTPUTS			
SOURCE	SINK	SOURCE	SINK	SOURCE	SINK	W	X	Y	Z
A	B	C	D	S1	S2				
L	H	X	X	L	H	ON	OFF	OFF	OFF
H	L	X	X	L	H	OFF	ON	OFF	OFF
X	X	L	H	H	L	OFF	OFF	ON	OFF
X	X	H	L	H	L	OFF	OFF	OFF	ON
X	X	X	X	H	H	OFF	OFF	OFF	OFF
H	H	H	H	X	X	OFF	OFF	OFF	OFF

H = high level, L = low level, X = irrelevant

NOTE: Not more than one output is to be on at any one time.

TYPES SN55325, SN75325 MEMORY CORE DRIVERS

REVISED APRIL 1977

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

		SN55325	SN75325	UNIT
Supply voltage V_{CC1} (see Note 1)		7	7	V
Supply voltage V_{CC2} (see Note 1)		25	25	V
Input voltage (any address or strobe input)		5.5	5.5	V
Continuous total dissipation at (or below) 25°C free-air temperature (see Note 2)	J package	1375	1375	mW
	N package		1150	
Operating free-air temperature range		-55 to 125	0 to 70	$^{\circ}\text{C}$
Storage temperature range		-65 to 150	-65 to 150	$^{\circ}\text{C}$
Lead temperature 1/16 inch from case for 60 seconds	J package	300	300	$^{\circ}\text{C}$
Lead temperature 1/16 inch from case for 10 seconds	N package	260	260	$^{\circ}\text{C}$

NOTES: 1. Voltage values are with respect to network ground terminal.

2. For operation above 25°C free-air temperature, refer to Dissipation Derating Curves in the Thermal Information section, which starts on page 19. In the J package, SN55325 and SN75325 chips are alloy-mounted.

electrical characteristics over rated operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST FIGURE	TEST CONDITIONS	SN55325	SN75325	UNIT		
			MIN	TYP [‡]	MAX		
V_{IH} High-level input voltage	1 & 2		2	2	V		
V_{IL} Low-level input voltage	3 & 4			0.8	0.8	V	
V_{IK} Input clamp voltage	5	$V_{CC1} = 4.5 \text{ V},$ $V_{CC2} = 24 \text{ V},$ $I_I = -10 \text{ mA},$ $T_A = 25^{\circ}\text{C}$	-1.3	-1.7	-1.3	-1.7	V
$I_{(off)}$ Source-collectors terminal off-state current	1	$V_{CC1} = 4.5 \text{ V},$ $V_{CC2} = 24 \text{ V}$	500	200	μA		
		$T_A = 25^{\circ}\text{C}$	3 150	3 200			
V_{OH} High-level sink output voltage	2	$V_{CC1} = 4.5 \text{ V},$ $I_O = 0$	19	23	19	23	V
$V_{(sat)}$ Saturation voltage	source outputs	$V_{CC1} = 4.5 \text{ V},$ $V_{CC2} = 15 \text{ V},$ $R_L = 24 \Omega,$ $I_{(\text{source})} \approx -600 \text{ mA}^{\$},$ See Note 3	$T_A = \text{full range } \dagger$	0.9	0.9	V	
			$T_A = 25^{\circ}\text{C}$	0.43	0.7		
	sink outputs	$V_{CC1} = 4.5 \text{ V},$ $V_{CC2} = 15 \text{ V},$ $R_L = 24 \Omega,$ $I_{(\text{sink})} \approx 600 \text{ mA}^{\$},$ See Note 3	$T_A = \text{full range } \dagger$	0.9	0.9		
			$T_A = 25^{\circ}\text{C}$	0.43	0.7		
I_I Input current at maximum input voltage	address inputs strobe inputs	$V_{CC1} = 5.5 \text{ V},$ $V_I = 5.5 \text{ V}$	$V_{CC2} = 24 \text{ V},$	1	1	mA	
				2	2		
I_{IH} High-level input current	address inputs strobe inputs	$V_{CC1} = 5.5 \text{ V},$ $V_I = 2.4 \text{ V}$	$V_{CC2} = 24 \text{ V},$	3 40	3 40	μA	
				6 80	6 80		
I_{IL} Low-level input current	address inputs strobe inputs	$V_{CC1} = 5.5 \text{ V},$ $V_I = 0.4 \text{ V}$	$V_{CC2} = 24 \text{ V},$	-1 -1.6	-1 -1.6	mA	
				-2 -3.2	-2 -3.2		
$I_{CC(off)}$ Supply current, all sources and sinks off	from V_{CC1} from V_{CC2}	$V_{CC1} = 5.5 \text{ V},$ $T_A = 25^{\circ}\text{C}$	$V_{CC2} = 24 \text{ V},$	14 22	14 22	mA	
				7.5 20	7.5 20		
I_{CC1}	Supply current from V_{CC1} , either sink on	$V_{CC1} = 5.5 \text{ V},$ $I_{(\text{sink})} = 50 \text{ mA},$ See Note 3	$V_{CC2} = 24 \text{ V},$ $T_A = 25^{\circ}\text{C}$	55 70	55 70	mA	
I_{CC2}	Supply current from V_{CC2} , either source on	$V_{CC1} = 5.5 \text{ V},$ $I_{(\text{source})} = -50 \text{ mA},$ See Note 3	$V_{CC2} = 24 \text{ V},$ $T_A = 25^{\circ}\text{C},$	32 50	32 50	mA	

[†]Full range for SN55325 is -55°C to 125°C and for SN75325 is 0°C to 70°C .

[‡]All typical values are at $T_A = 25^{\circ}\text{C}$.

^{\$}Under these conditions, not more than one output is to be on at any one time.

NOTE 3: These parameters must be measured using pulse techniques. $t_W = 200 \mu\text{s}$, duty cycle $\leq 2\%$.

TYPES SN55325, SN75325 MEMORY CORE DRIVERS

switching characteristics, $V_{CC1} = 5 \text{ V}$, $T_A = 25^\circ\text{C}$

PARAMETER ¹	TO (OUTPUT)	TEST FIGURE	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t_{PLH}	Source collectors	9	$V_{CC2} = 15 \text{ V}$, $R_L = 24 \Omega$, $C_L = 25 \text{ pF}$	35	50		ns
				35	50		
t_{PHL}	Source outputs	10	$V_{CC2} = 20 \text{ V}$, $R_L = 1 \text{ k}\Omega$, $C_L = 25 \text{ pF}$	55			ns
				7			
t_{TLH}	Sink outputs	9	$V_{CC2} = 15 \text{ V}$, $R_L = 24 \Omega$, $C_L = 25 \text{ pF}$	20	45		ns
				20	45		
t_{THL}	Sink outputs	9	$V_{CC2} = 15 \text{ V}$, $R_L = 24 \Omega$, $C_L = 25 \text{ pF}$	7	15		ns
				9	20		
t_s	Sink outputs	9	$V_{CC2} = 15 \text{ V}$, $R_L = 24 \Omega$, $C_L = 25 \text{ pF}$	15	30		ns

¹ t_{PLH} = propagation delay time, low-to-high-level output


t_{PHL} = propagation delay time, high-to-low-level output

t_{TLH} = transition time, low-to-high-level output

t_{THL} = transition time, high-to-low-level output

t_s = storage time

schematic



Component values shown are nominal.

... V_{CC1} bus

TYPES SN55325, SN75325 MEMORY CORE DRIVERS

d-c test circuits†

PARAMETER MEASUREMENT INFORMATION




FIGURE 1— V_{IH} AND $I_{(off)}$




FIGURE 2— V_{IH} AND V_{OH}

† Arrows indicate actual direction of current flow.

6


TEXAS INSTRUMENTS
INCORPORATED

POST OFFICE BOX 5012 • DALLAS, TEXAS 75222

TYPES SN55325, SN75325 MEMORY CORE DRIVERS

PARAMETER MEASUREMENT INFORMATION


d-c test circuits (continued)[†]



TEST TABLE				
A	B	S1	W	X
0.8 V	4.5 V	0.8 V	GND	OPEN
4.5 V	0.8 V	0.8 V	OPEN	GND

NOTE A: These parameters must be measured using pulse techniques. $t_w = 200 \mu s$, duty cycle $\leq 2\%$.

FIGURE 3—V_{IL} AND SOURCE V_(sat)



TEST TABLE				
C	D	S2	Y	Z
0.8 V	4.5 V	0.8 V	R _L	OPEN
4.5 V	0.8 V	0.8 V	OPEN	R _L

NOTE A: These parameters must be measured using pulse techniques. $t_w = 200 \mu s$, duty cycle $\leq 2\%$.


FIGURE 4—V_{IL} AND SINK V_(sat)

[†]Arrows indicate actual direction of current flow.

TYPES SN55325, SN75325 MEMORY CORE DRIVERS

PARAMETER MEASUREMENT INFORMATION

d-c test circuits (continued)[†]



TEST TABLES

I _L , I _{IH}	
APPLY V _I = 5.5 V,	GROUND
MEASURE I _L	APPLY 5.5 V
APPLY V _I = 2.4 V,	
MEASURE I _{IH}	
A	S1
S1	A, B, C, S2, D
B	S1
C	S2
S2	C, D
D	S2
	A, S1, B, C

V _I , I _{IL}	
APPLY V _I = 0.4 V,	APPLY 5.5 V
MEASURE I _{IL}	
APPLY I _I = -10 mA	
MEASURE V _I	
A	S1, B, C, S2, D
S1	A, B, C, S2, D
B	A, S1, C, S2, D
C	A, S1, B, S2, D
S2	A, S1, B, C, D
D	A, S1, B, C, S2

FIGURE 5—V_I, I_I, I_{IH}, AND I_{IL}




FIGURE 6—I_{C1(off)} AND I_{C2(off)}

[†]Arrows indicate actual direction of current flow.

TYPES SN55325, SN75325 MEMORY CORE DRIVERS

PARAMETER MEASUREMENT INFORMATION

d-c test circuits (continued)[†]




FIGURE 7—ICC1, EITHER SINK ON





FIGURE 8—ICC2, EITHER SOURCE ON

[†] Arrows indicate actual direction of current flow.

TYPES SN55325, SN75325 MEMORY CORE DRIVERS


PARAMETER MEASUREMENT INFORMATION

switching characteristics



TEST TABLE

PARAMETER	OUTPUT UNDER TEST	INPUT	CONNECT TO 5 V
t_{PLH} and t_{PHL}	Source collectors	A and S1 B and S1	B, C, D and S2 A, C, D and S2
	Sink output Y	C and S2	A, B, D and S1
t_{TLH} , t_{TTHL} , and t_s	Sink output Z	D and S2	A, B, C and S1




NOTES: A. The pulse generator has the following characteristics: $Z_{out} = 50 \Omega$, duty cycle $\leq 1\%$.
B. C_L includes probe and jig capacitance.

FIGURE 9—SWITCHING TIMES

TYPES SN55325, SN75325 MEMORY CORE DRIVERS


PARAMETER MEASUREMENT INFORMATION

switching characteristics



TEST TABLE

PARAMETER	OUTPUT UNDER TEST	INPUT	CONNECT TO 5 V
		A and S1	B, C, D, and S2
t _{TLH} and t _{TTHL}	Source output X	B and S1	A, C, D, and S2



NOTES: A. The pulse generator has the following characteristics: $Z_{out} = 50 \Omega$, duty cycle $\leq 1\%$.
B. C_L includes probe and jig capacitance.

FIGURE 10—TRANSITION TIMES OF SOURCE OUTPUTS

TYPES SN55325, SN75325 MEMORY CORE DRIVERS

TYPICAL CHARACTERISTICS

OFF-STATE CURRENT INTO SOURCE COLLECTORS
vs
FREE-AIR TEMPERATURE




FIGURE 11

HIGH-LEVEL SINK OUTPUT VOLTAGE
vs
FREE-AIR TEMPERATURE




FIGURE 12

SOURCE OR SINK SATURATION VOLTAGE
vs
SOURCE CURRENT OR SINK CURRENT




FIGURE 13

SOURCE OR SINK SATURATION VOLTAGE
vs
FREE-AIR TEMPERATURE




FIGURE 14

SUPPLY CURRENT, ALL SOURCES AND SINKS OFF
vs
FREE-AIR TEMPERATURE





FIGURE 15

TYPES SN55325, SN75325 MEMORY CORE DRIVERS


TYPICAL APPLICATION DATA

balanced bipolar logic-line driver

The circuit shown in Figure 16 converts standard TTL logic to bipolar logic. Bipolar logic is primarily used in transmitting data or clock pulses over long lines. This line-driver may be operated from a single 5-volt supply; however, the output drive may be increased by raising the supply voltage to the source collectors. The circuit features a three-state output which is off during the absence of data, thus not dissipating high power. It provides a balanced drive circuit giving maximum noise immunity when used with the proper line receiver. Large drive levels can be used to further increase noise immunity. The circuit is capable of driving twisted-pair lines of several thousand feet in length or low-impedance coaxial lines.



TEST CIRCUIT



VOLTAGE WAVEFORMS


[†]R and C are adjusted to give the desired bipolar output pulse width.

FIGURE 16—BALANCED BIPOLAR LOGIC-LINE DRIVER

TYPES SN55325, SN75325 MEMORY CORE DRIVERS

TYPICAL APPLICATION DATA

In memory-drive applications the SN75325 (or for full-temperature operation, the SN55325) can be connected in any of several ways. Typically, however, sources and sinks are arranged in pairs from which many drive-lines branch off as shown in Figure 17. Here each drive-line is served by a unique combination of two source/sink pairs so that a selection matrix is formed. To select drive-line 13, SN74154 No. 1 must be set to 3 (with mode select high), enabling source X of SN75325 No. 2 to drive lines 12 through 15, and SN74154 No. 2 must be set to 2, providing a sink at Y of SN75325 No. 4 for drive-line 13 only. Alternatively, to drive current in drive-line 13 in the opposite direction, only the mode-select voltage would be changed from high to low. The size of such a matrix is limited only by the number of drive-lines that a source/sink pair can serve. This number in turn depends on the capacitive and inductive load that each drive-line of the particular system imposes on the driver. A 256-drive-line selection matrix is shown in Figure 18. These 256 drive-lines are sufficient to serve $(256/2)^2 = 16,384$ individual cores.



NOTE A: This optional mode-select and timing-strobe technique can be used in place of the SN7440 mode-select and SN74154 timing-strobe when minimum time skew is desired.

**FIGURE 17—SN75325 USED AS A MEMORY DRIVER
TO SELECT ONE OF SIXTEEN DRIVE LINES**

TYPES SN55325, SN75325 MEMORY CORE DRIVERS

TYPICAL APPLICATION DATA




FIGURE 18—SN75325 SERVING 256 DRIVE LINES IN A MAGNETIC MEMORY

TYPES SN55325, SN75325 MEMORY CORE DRIVERS

TYPICAL APPLICATION DATA

external resistor calculation

A typical magnetic-memory word-drive requirement is shown in Figure 19. A source-output transistor of one SN75325 delivers load current (I_L). The sink-output transistor of another SN75325 sinks this current.

The value of the external pull-up resistor (R_{ext}) for a particular memory application may be determined using the following equation:

$$R_{ext} = \frac{16 [V_{CC2(min)} - V_S - 2.2]}{I_L - 1.6 [V_{CC2(min)} - V_S - 2.9]} \quad (\text{Equation 1})$$

where: R_{ext} is in k Ω ,

$V_{CC2(min)}$ is the lowest expected value of V_{CC2} in volts,

V_S is the source output voltage in volts with respect to ground,

I_L is in mA.

The power dissipated in resistor R_{ext} during the load current pulse duration is calculated using Equation 2,

$$P_{Rext} \approx \frac{I_L}{16} [V_{CC2(min)} - V_S - 2] \quad (\text{Equation 2})$$

where: P_{Rext} is in mW.

After solving for R_{ext} , the magnitude of the source collector current (I_{CS}) is determined from Equation 3,

$$I_{CS} \approx 0.94 I_L \quad (\text{Equation 3})$$

where: I_{CS} is in mA.

As an example, let $V_{CC2(min)} = 20$ V and $V_L = 3$ V while I_L of 500 mA flows.

Using Equation 1,

$$R_{ext} = \frac{16 (20 - 3 - 2.2)}{500 - 1.6 (20 - 3 - 2.9)} = 0.5 \text{ k}\Omega$$

and from Equation 2,

$$P_{Rext} \approx \frac{500}{16} [20 - 3 - 2] \approx 470 \text{ mW}$$

The amount of the memory system current source (I_{CS}) from Equation 3 is:


$$I_{CS} \approx 0.94 (500) \approx 470 \text{ mA}$$

In this example the regulated source-output transistor base current through the external pull-up resistor (R_{ext}) and the source gate is approximately 30 mA. This current and I_{CS} comprise I_L .

TYPES SN55325, SN75325 MEMORY CORE DRIVERS

TYPICAL APPLICATION DATA

external resistor calculation (continued)



NOTES: A. For clarity, partial logic diagrams of two SN75325's are shown.

B. Source and sink shown are in different packages.

FIGURE 19

INTERFACE CIRCUITS

TYPES SN55326, SN55327, SN75326, SN75327 MEMORY CORE DRIVERS

BULLETIN NO. DL-S 7712063, SEPTEMBER 1973 - REVISED APRIL 1977

SERIES 55/75 MEMORY DRIVERS featuring

SN55326, SN75326 PERFORMANCE

- Quad Positive-OR Sink Memory Drivers
- 600-mA Output Current Sink Capability
- 24-V Output Capability
- Clamp Voltage Variable to 24 V

SN55327, SN75327 PERFORMANCE

- Quad Memory Switches
- 600-mA Output Current Capability
- V_{CC2} Drive Voltage Variable to 24 V
- Output Capable of Swinging Between V_{CC2} and Ground

description

The SN55326, SN55327, SN75326, and SN75327 are monolithic integrated circuit quadruple memory drivers. These devices accept standard TTL decoder input signals and provide high-current and high-voltage output levels suitable for driving magnetic memory elements. Output transistor selection is determined by using one of the four address inputs and the common timing strobe.


The SN55326 and SN75326 memory drivers can sink up to 600 milliamperes and operate from a single 5-volt supply. Each driver is similar to the sink drivers of the SN55325/SN75325. The four output transistors share a common base-drive resistor and it is recommended that only one of the four driver gates be selected at a time. Output-transistor base current may be increased by connecting an external resistor between R_{ext} (pin 4) and V_{CC}. Each output collector is protected from voltage surges during inductive switching by a clamp diode in parallel with its internal pull-up resistor. The two clamp pins may be returned to a power supply of from 4.5 volts to 24 volts.

The SN55327 and SN75327 memory switches can source or sink up to 600 milliamperes and operate from two supplies; one of five volts and the other from 4.5 volts to 24 volts. Each switch is similar to the source drivers of the SN55325/SN75325. They can function as either sink drivers or source drivers since the voltages at the output transistor terminals are capable of swinging between V_{CC2} and ground. The four output transistors share a common base-drive resistor and it is recommended that only one of the four outputs be selected at a time. An internal base-drive resistor is available on the chip and can be

EASE OF DESIGN


- High-Repetition-Rate Driver Compatible with High-Speed Magnetic Memories
- Inputs Compatible with TTL Decoders
- Minimum Time Skew between Strobe and Output-Current Rise
- Pulse-Transformer Coupling Eliminated
- Drive-Line Lengths Reduced

SN55326, SN75326
J OR N DUAL-IN-LINE PACKAGE
(TOP VIEW)



NC—No internal connection

SN55327, SN75327
J OR N DUAL-IN-LINE PACKAGE
(TOP VIEW)



TYPES SN55326, SN55327, SN75326, SN75327 MEMORY CORE DRIVERS

description (continued)

used by connecting Node R (pin 4) to R_{int} (pin 5). This resistor provides adequate base current to the output transistors for output sink currents up to 375 milliamperes with V_{CC2} at 15 volts or 600 milliamperes with V_{CC2} at 24 volts. Base current can be regulated to within ± 5 percent by substituting for this resistor an external resistor connected between Node R (pin 4) and V_{CC2} with R_{int} (pin 5) remaining open. This method is preferable in high-duty-cycle, high-power applications since the power dissipated in this resistor is outside the package. When a source current and V_{CC2} voltage other than the above values are required, it is recommended that the base drive be supplied through an external resistor of the appropriate value calculated using Equation 1 shown in the SN55325, SN75325 data sheet.

The SN55326 and SN55327 circuits are characterized for operation over the full military temperature range of -55°C to 125°C ; the SN75326 and SN75327 are characterized for operation from 0°C to 70°C .

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

	SN55326	SN75326	SN55327	SN75327	UNIT
Supply voltage, V_{CC} or V_{CC1} (see Note 1)	7	7	7	7	V
Supply voltage, V_{CC2}			25	25	V
Input voltage, any address or strobe	5.5	5.5	5.5	5.5	V
Output collector voltage	25	25	25	25	V
Output clamp voltage	25	25			V
Output collector current	750	750	750	750	mA
Continuous total dissipation at (or below) 25°C free-air temperature (see Note 2)	J package 1375	1375	1375	1375	mW
	N package 1150		1150	1150	
Operating free-air temperature range	-55 to 125	0 to 70	-55 to 125	0 to 70	$^{\circ}\text{C}$
Storage temperature range	-65 to 150	-65 to 150	-65 to 150	-65 to 150	$^{\circ}\text{C}$
Lead temperature 1/16 inch from case for 60 seconds: J package	300	300	300	300	$^{\circ}\text{C}$
Lead temperature 1/16 inch from case for 10 seconds: N package	260	260	260	260	$^{\circ}\text{C}$

recommended operating conditions

	SN55326			SN75326			SN55327			SN75327			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, V_{CC} or V_{CC1}	4.5	5	5.5	4.5	5	5.5	4.5	5	5.5	4.5	5	5.5	V
Supply voltage, V_{CC2}							4.5		24	4.5		24	V
Output collector voltage		24			24			24			24		V
Output-clamp voltage, $V_{(clamp)}$	4.5	24	4.5	24									V
Output collector current		600			600			600			600		mA
Operating free-air temperature, T_A	-55	125	0	70	-55	125	0	70	$^{\circ}\text{C}$				$^{\circ}\text{C}$

- NOTES: 1. Voltage values are with respect to network ground terminal(s).
 2. For operation above 25°C free-air temperature, refer to Dissipation Derating Curves in the Thermal Information section, which starts on page 19. In the J package, these chips are alloy-mounted.

TYPES SN55326, SN55327, SN75326, SN75327 MEMORY CORE DRIVERS

SN55326, SN75326 electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS [†]	SN55326			SN75326			UNIT
		MIN	TYP [‡]	MAX	MIN	TYP [‡]	MAX	
V _{IH}	High-level input voltage			2		2		V
V _{IL}	Low-level input voltage			0.8		0.8		V
V _{IK}	Input clamp voltage	V _{CC} = 4.5 V, T _A = 25°C	I _I = -10 mA,		-1	-1.7	-1	V
V _{OH}	High-level output voltage	V _{CC} = 4.5 V, I _O = 0		19	23	19	23	V
V _(sat)	Saturation voltage	V _{CC} = 4.5 V, I _(sink) = 600 mA [§] , See Note 3	Full range		0.9		0.9	V
			T _A = 25°C		0.43	0.7	0.43	
V _{F(clamp)}	Output-clamp-diode forward voltage	V _(clamp) = 0, T _A = 25°C	I _(clamp) = -10 mA,		1.5		1.5	V
I _(clamp)	Output-clamp current, one output on	I _(sink) = 50 mA, T _A = 25°C		5	7	5	7	mA
I _I	Input current at maximum input voltage	Address Strobe	V _I = 5.5 V		1		1	mA
					4		4	
I _{IH}	High-level input current	Address Strobe	V _I = 2.4 V		40		40	μA
					160		160	
I _{IL}	Low-level input current	Address Strobe	V _I = 0.4 V		-1	-1.6	-1	mA
					-4	-6.4	-4	
I _{CC(off)}	Supply current, all outputs off	All inputs at 5 V, T _A = 25°C		18	25	18	25	mA
I _{CC(on)}	Supply current, one output on	I _(sink) = 50 mA, T _A = 25°C		58	75	58	75	mA

SN55326, SN75326 switching characteristics, V_{CC} = 5 V, T_A = 25°C

PARAMETER [†]	TO (OUTPUT)	TEST CONDITIONS [§]	TEST CONDITIONS [§]			UNIT
			MIN	TYP	MAX	
t _{PLH}	W, X, Y, or Z		30	50		ns
t _{PHL}			25	50		
t _{TLH}	W, X, Y, or Z	V _S = V _(clamp) = 15 V, R _L = 24 Ω, C _L = 25 pF, See Figure 3	7	15		ns
t _{THL}			10	20		
t _s	W, X, Y, or Z		24	35		ns
V _{OH}	W, X, Y, or Z	V _S = V _(clamp) = 24 V, R _L = 47 Ω, C _L = 25 pF, I _(sink) ≈ 500 mA, See Figure 3	V _S -25			mV

[†]Unless otherwise noted, V_{CC} = 5.5 V, V_(clamp) = 24 V. See Figure 1.

[‡]All typical values are at T_A = 25°C.

[§]Under these conditions, not more than one output is to be on at any one time.

[¶]t_{PLH} ≡ propagation delay time, low-to-high-level output

[¶]t_{PHL} ≡ propagation delay time, high-to-low-level output

[¶]t_{TLH} ≡ transition time, low-to-high-level output

[¶]t_{THL} ≡ transition time, high-to-low-level output

[¶]t_s ≡ Storage time

V_{OH} ≡ High-level output voltage (after switching)

NOTE 3: These parameters must be measured using pulse techniques. t_w = 200 μs, duty cycle ≤ 2%.

For typical characteristic curves, Figures 11 through 14 of the SN55325/SN75325 data sheet apply for these circuits.

TYPES SN55326, SN55327, SN75326, SN75327 MEMORY CORE DRIVERS

SN55327, SN75327 electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS [†]	SN55327			SN75327			UNIT
		MIN	TYP [‡]	MAX	MIN	TYP [‡]	MAX	
V _{IH}	High-level input voltage		2		2			V
V _{IL}	Low-level input voltage			0.8		0.8		V
V _{IK}	Input clamp voltage	V _{CC} = 4.5 V, T _A = 25°C	I _I = -10 mA		-1	-1.7	-1	V
I _(off)	Collectors terminal off-state current	V _{CC1} = 4.5 V, V _(col) = 24 V	Full range		500		200	μA
			T _A = 25°C		150		200	
V _(sat)	Saturation voltage	V _{CC1} = 4.5 V, V _O = 0, I _(source) = -600 mA [§] , See Notes 3 and 4	Full range		0.9		0.9	V
			T _A = 25°C		0.43	0.7	0.43	
I _I	Input current at maximum input voltage	Address	V _I = 5.5 V		1		1	mA
		Strobe			4		4	
I _{IH}	High-level input current	Address	V _I = 2.4 V		40		40	μA
		Strobe			160		160	
I _{IL}	Low-level input current	Address	V _I = 0.4 V		-1	-1.6	-1	mA
		Strobe			-4	-6.4	-4	
I _{CC(off)}	Supply current, all outputs off	From V _{CC1}	All inputs at 5 V, T _A = 25°C		7	10	7	mA
		From V _{CC2}			13	20	13	
I _{CC(on)}	Supply current, one output on	From V _{CC1}	V _(col) = 6 V, I _(source) = -50 mA,		8	12	8	mA
		From V _{CC2}	T _A = 25°C, See Note 3		36	55	36	

SN55327, SN75327 switching characteristics, V_{CC1} = 5 V, T_A = 25°C

PARAMETER [¶]	TO (OUTPUT)	TEST CONDITIONS [§]	MIN	TYP	MAX	UNIT
t _{PLH}	Collectors	V _S = V _{CC2} = 15 V, R _L = 24 Ω, C _L = 25 pF, See Figure 3 and Note 4		35	55	ns
t _{PHL}	W, Z or X, Y			30	55	ns
t _{TLH}	W, X, Y, or Z	V _(col) = V _{CC2} = 20 V, R _L = 100 Ω, C _L = 25 pF, See Figure 4 and Note 4		30		ns
t _{THL}				10		
V _{OH}	Collectors W, Z or X, Y	V _S = V _{CC2} = 24 V, R _L = 47 Ω, C _L = 25 pF, I _(sink) ≈ 500 mA, See Figure 3 and Note 4	V _S -25			mV

[†]Unless otherwise noted, V_{CC1} = 5.5 V, V_{CC2} = 24 V. See Figure 2.

[‡]All typical values are at T_A = 25°C.

[§]Under these conditions, not more than one output is to be on at any one time.

[¶]t_{PLH} ≡ propagation delay time, low-to-high-level output

t_{PHL} ≡ propagation delay time, high-to-low-level output

t_{TLH} ≡ transition time, low-to-high-level output

t_{THL} ≡ transition time, high-to-low-level output

V_{OH} ≡ High-level output voltage (after switching)

NOTES: 3. These parameters must be measured using pulse techniques. t_w = 200 μs, duty cycle ≤ 2%.


4. A 350-Ω resistor is connected between node R (pin 4) and V_{CC2} (pin 1) with R_{int} (pin 5) open.

For typical characteristic curves, Figures 11 through 14 of the SN55325/SN75325 data sheet apply for these circuits.


TYPES SN55326, SN55327, SN75326, SN75327 MEMORY CORE DRIVERS

schematics

SN55326, SN75326



SN55327, SN75327



$\nabla \nabla \nabla \dots V_{CC}, V_{CC1}$, or V_{CC2} bus, respectively.

Resistor values shown are nominal and in ohms.

PARAMETER MEASUREMENT INFORMATION





FIGURE 1—GENERALIZED TEST CIRCUIT
FOR SN55326, SN75326



NOTE A: R_{int} is connected to Node R unless otherwise noted.

FIGURE 2—GENERALIZED TEST CIRCUIT
FOR SN55327, SN75327

TYPES SN55326, SN55327, SN75326, SN75327 MEMORY CORE DRIVERS

PARAMETER MEASUREMENT INFORMATION




FIGURE 3—SWITCHING TIMES




FIGURE 4—SWITCHING TIMES

INTERFACE CIRCUITS

TYPES SN75328, SN75330 QUADRUPLE MEMORY SWITCHES

BULLETIN NO. DLS 7712458, APRIL 1977

- Quadruple Interface for Core and Bubble Memories
- Characterized for Use to 600 mA
- 24-V Output Capability
- Output Transient Voltage Protection
- Fast Switching Times . . . 40 ns Typ
- Outputs Capable of Swinging Between V_{CC2} and Ground
- Source/Sink Base Drive Externally Adjustable
- TTL- or DTL-Compatible Inputs
- Input Clamping Diodes


description

The SN75328 and SN75330 are monolithic integrated circuit memory switches with TTL logic inputs that are designed for use with core and bubble memories. Each device contains four 600-milliampere memory switches and operates from two power supplies, one of 5 volts and the other from 4.75 volts to 24 volts. Each switch is similar to the SN75327 except that the strobe circuitry is omitted, which allows the collectors of the output transistors to be assigned to individual package pins.


Each switch can function as either source driver or sink driver since the voltages at the output transistor terminals are capable of swinging between V_{CC2} and ground. On SN75328 the base drive of all four output transistors is provided by connecting an external resistor of the appropriate value between V_{CC2} and Node R. On SN75330 the base drive of each individual output transistor is provided by connecting an external resistor of the appropriate value between V_{CC2} and the corresponding Node R. By using this method the base current may usually be regulated within $\pm 5\%$, and the power dissipated by this resistor is external to the package and allows the integrated circuit to operate at higher currents for a given junction temperature.

The SN75328 and SN75330 are characterized for operation from 0°C to 70°C.

SN75328
J OR N DUAL-IN-LINE PACKAGE
(TOP VIEW)




SN75330
J OR N DUAL-IN-LINE PACKAGE
(TOP VIEW)



NC = No internal connection

schematic of each input



TYPES SN75328, SN75330 QUADRUPLE MEMORY SWITCHES

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V_{CC1} (see Note 1)	7 V
Supply voltage, V_{CC2}	25 V
Input voltage	5.5 V
Output collector voltage	25 V
Output collector current	750 mA
Continuous total dissipation at (or below) 25°C free-air temperature (see Note 2): J package	1375 mW
N package	1150 mW
Operating free-air temperature range	0°C to 70°C
Storage temperature range	-65°C to 150°C
Lead temperature 1/16 inch from case for 60 seconds: J package	300°C
Lead temperature 1/16 inch from case for 10 seconds: N package	260°C

NOTES: 1. All voltage values are with respect to network ground terminal.

2. For operation above 25°C free-air temperature, refer to Dissipation Derating Curves in the Thermal Information section, which starts on page 19. In the J package, SN75328 and SN75330 chips are alloy-mounted.

recommended operating conditions

	MIN	NOM	MAX	UNIT
Supply voltage, V_{CC1}	4.75	5	5.25	V
Supply voltage, V_{CC2}	4.75		24	V
Output collector voltage			24	V
Output collector current			600	mA
Operating free-air temperature, T_A	0	70		°C

electrical characteristics over recommended free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS ^t	MIN TYP ^f MAX UNIT		
		MIN	TYP ^f	MAX UNIT
V_{IH} High-level input voltage			2	V
V_{IL} Low-level input voltage			0.8	V
V_{IK} Input clamp voltage	$V_{CC1} = 4.75$ V, $I_I = -10$ mA		-1	-1.7 V
$I_{(off)}$ Collector off-state current	$V_{CC1} = 4.75$ V, $V_{(col)} = 24$ V, See Figure 1		200	μA
$V_{(sat)}$ Saturation voltage	$V_{CC1} = 4.75$ V, $R_L = 285$ Ω, $R_{ext} = 3.9$ kΩ, $I_{(sink)} \approx 50$ mA	120	200	
	$V_{CC2} = 15$ V, $R_L = 95$ Ω, $R_{ext} = 1.3$ kΩ, $I_{(sink)} \approx 150$ mA	300	400	
	See Figure 1, $R_L = 48$ Ω, $R_{ext} = 650$ Ω, $I_{(sink)} \approx 300$ mA	420	550	mV
	See Note 3, $R_L = 32$ Ω, $R_{ext} = 430$ Ω, $I_{(sink)} \approx 450$ mA	500	650	
	$R_L = 24$ Ω, $R_{ext} = 350$ Ω, $I_{(sink)} \approx 600$ mA	600	750	
I_I Input current at maximum input voltage	$V_I = 5.5$ V		1	mA
I_{IH} High-level input current	$V_I = 2.4$ V		40	μA
I_{IL} Low-level input current	$V_I = 0.4$ V		-1	-1.6 mA
$I_{CC(off)}$ Supply current, all outputs off	All inputs at 5 V, $T_A = 25^\circ\text{C}$	From V_{CC1}	7	10 mA
$I_{CC(on)}$ Supply current, one output on	$V_{(col)} = 6$ V, $I_{(source)} = -50$ mA, $T_A = 25^\circ\text{C}$, See Note 3	From V_{CC2}	13	20 mA
		From V_{CC1}	8	12 mA
		From V_{CC2}	36	55 mA

^tUnless otherwise noted, $V_{CC1} = 5.25$ V, $V_{CC2} = 24$ V.

^fAll typical values are at $T_A = 25^\circ\text{C}$.

[§]Under these conditions, only one output is to be on at any one time.

NOTE 3: These parameters must be measured using pulse techniques, $t_{\text{w}} = 200$ μs, duty cycle ≤ 2%.

TYPES SN75328, SN75330 QUADRUPLE MEMORY SWITCHES

switching characteristics, $V_{CC1} = 5 \text{ V}$, $T_A = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS §	MIN	TYP	MAX	UNIT
t_{PLH} Propagation delay time, low-to-high level output	$V_S = V_{CC2} = 15 \text{ V}$, $R_L = 24 \Omega$, $C_L = 25 \text{ pF}$, $R_{ext} = 350 \Omega$, See Figure 2	40	60	ns	
t_{PHL} Propagation delay time, high-to-low level output		30	50	ns	
t_{TLH} Transition time, low-to-high level output		20	30	ns	
t_{THL} Transition time, high-to-low level output		15	25	ns	
V_{OH} High-level output voltage after switching	$V_S = V_{CC2} = 24 \text{ V}$, $R_L = 47 \Omega$, $C_L = 25 \text{ pF}$, $R_{ext} = 350 \Omega$, $I_{(sink)} \approx 500 \text{ mA}$, See Figure 2	$V_S - 25$			mV

§ Under these conditions, only one output is to be on at any one time.

PARAMETER MEASUREMENT INFORMATION†






FIGURE 1—GENERALIZED TEST CIRCUIT

† Arrows indicate actual direction of current flow. Current into a terminal is a positive value.

TYPES SN75328, SN75330 QUADRUPLE MEMORY SWITCHES

PARAMETER MEASUREMENT INFORMATION

switching characteristics




NOTES: A. Input pulses are supplied by generators having the following characteristics: $Z_{out} \approx 50 \Omega$. For testing V_{OH} after switching, $t_W = 40 \mu\text{s}$, PRR = 12.5 kHz. For all other tests, $t_W = 200 \text{ ns}$, duty cycle $\leq 1\%$.
B. C_L includes probe and jig capacitance.

FIGURE 2—SWITCHING TIMES

TYPICAL APPLICATION DATA

external resistor calculation

The value of R_{ext} for any particular output current level may be determined by using the following equation:



Example 1. For $I_E = -300 \text{ mA}$, $V_E = 4 \text{ V}$, $V_{CC2} = 24 \text{ V}$
 $R_{ext} = 1 \text{ k}\Omega$

Example 2. For $I_E = -600 \text{ mA}$, $V_E = 4 \text{ V}$, $V_{CC2} = 24 \text{ V}$
 $R_{ext} = 0.5 \text{ k}\Omega$

Selection Guide for Other Interface Circuits

SELECTION GUIDE FOR OTHER INTERFACE CIRCUITS

PERIPHERAL DRIVERS

PERIPHERAL DRIVERS

MAXIMUM OFF-STATE VOLTAGE	MINIMUM LATCH-UP VOLTAGE	MAXIMUM RECOMMENDED OUTPUT CURRENT	t_{PD} [†] TYPICAL	OUTPUT CLAMP DIODES	DRIVERS PER PACKAGE	INPUT COMPATIBILITY	DEVICE TYPE AND PACKAGE		LOGIC FUNCTION
							-55°C TO 125°C	0°C TO 70°C	
15 V	15 V	300 mA	15 ns	2	TTL, DTL		SN75430	J,N	AND*
							SN75431	JG,P	AND
							SN75432	JG,P	NAND
							SN75433	JG,P	OR
							SN75434	JG,P	NOR
30 V	20 V	100 mA	22 ns	2	ECL		SN75441	J,N	OR
							SN55450B	J	SN75450B
							SN55451B	JG	SN75451B
							SN55452B	JG	SN75452B
							SN55453B	JG	SN75453B
30 V	20 V	300 mA	21 ns	2	TTL, DTL		SN55454B	JG	SN75454B
							SN55460	J	SN75460
							SN55461	JG	SN75461
							SN55462	JG	SN75462
							SN55463	JG	SN75463
35 V	30 V	300 mA	33 ns	2	TTL, DTL		SN55464	JG	SN75464
							SN75401	NE	AND
							SN75402	NE	NAND
							SN75403	NE	OR
							SN75404	NE	NOR
35 V	30 V	500 mA	33 ns	2	TTL, DTL		TTL, DTL, CMOS, P-MOS		ULN2001A [†]
							14-V to 25-V P-MOS		ULN2002A [†]
							TTL and 5-V CMOS		ULN2003A [†]
							6-V to 15-V P-MOS, CMOS		ULN2004A [†]
50 V	50 V	350 mA	1 μ s	YES	7		INVERTING BUFFER		

*With output transistor base connected externally to output of gate.

[†]0°C to 85°C

[†] t_{PD} = Propagation delay time

SELECTION GUIDE FOR OTHER INTERFACE CIRCUITS PERIPHERAL DRIVERS

PERIPHERAL DRIVERS (continued)

MAXIMUM VOLTAGE OFF-STATE VOLTAGE	LATCH-UP VOLTAGE	RECOMMENDED OUTPUT CURRENT	MAXIMUM MINIMUM	t _{PD} [¶]	TYPICAL	OUTPUT CLAMP DIODES	DRIVERS PER PACKAGE	INPUT COMPATIBILITY	DEVICE TYPE AND PACKAGE		LOGIC FUNCTION
									−55°C TO 125°C	0°C TO 70°C	
70 V	55 V	300 mA	33 ns		2	TTL, DTL		SN55470 SN55471 SN55472 SN55473 SN55474	J	SN75470 SN75471 SN75472 SN75473 SN75474	J,N J,G,P J,G,P J,G,P J,G,P
									SN75475 SN75476 SN75477 SN75478 SN75479	J,G,P J,G,P J,G,P J,G,P J,G,P	NAND AND NAND OR NOR
							TTL, DTL, MOS				AND*
70 V	55 V	300 mA	200 ns	YES	2	TTL, DTL, MOS					AND*
70 V	55 V	500 mA	33 ns		2	TTL, DTL					AND*
70 V	55 V	500 mA	200 ns	YES	2	TTL, DTL, MOS					AND*
100 V	60 V	350 mA	130 ns	YES	7	TTL, DTL, CMOS, P-MOS 14-V to 25-V P-MOS TTL and 5-V CMOS 6-V to 15-V P-MOS, CMOS					INVERTING BUFFER

*With output transistor base connected externally to output of gate.

†0°C to 85°C

¶ t_{PD} = Propagation delay time.

TEXAS INSTRUMENTS
INCORPORATED

POST OFFICE BOX 5012 • DALLAS, TEXAS 75222

SELECTION GUIDE FOR OTHER INTERFACE CIRCUITS DISPLAY DRIVERS

DISPLAY DRIVERS FOR COMMERCIAL TEMPERATURE RANGE

DISPLAY TYPE	DESCRIPTION	INPUT COMPATIBILITY	POWER SUPPLIES	DRIVERS PER PACKAGE	DEVICE TYPE	PACKAGE TYPE	ADDITIONAL FEATURES
AC PLASMA DISPLAYS	AXIS DRIVER	CMOS	V _{CC1} = 12 V	4	SN75426	J,N	<ul style="list-style-type: none"> Independent addressing of each gate for serial and parallel applications High input impedance (typically 1 megohm) 30-mA clamp diodes on output Switches 70 V in 1.2 μs AND driver (SN75426); NAND driver (SN75427)
			V _{CC2} variable from 40 V to 90 V		SN75427	J,N	
		CMOS	V _{CC1} = 12 V	32	*SN75500	N	<ul style="list-style-type: none"> High-speed serially shifted data input operation (4 MHz max) Fast output transitions (less than 150 ns) 25-mA output current capability Output short-circuit protection Latches on all SN75501 driver outputs X-axis driver — SN75500 Y-axis driver — SN75501 (performs Y-axis sustaining function)
		CMOS	V _{CC2} variable from 40 V to 100 V		*SN75501	N	
	SEGMENT DRIVERS	MOS	10 V	4	SN75491	N	<ul style="list-style-type: none"> 50-mA source/sink capability
			Variable from 3.2 V to 8.8 V	4	SN75493	N	<ul style="list-style-type: none"> 50-mA regulated source capability Display blanking provisions
LED DISPLAYS	DIGIT DRIVERS	MOS	10 V	6	SN75492	N	<ul style="list-style-type: none"> 250-mA sink capability
			Variable from 3.2 V to 8.8 V	6	SN75494	N	<ul style="list-style-type: none"> 250-mA sink capability Display blanking provisions
		MOS, TTL	Variable from 2.7 V to 6.6 V	7	SN75497	N	<ul style="list-style-type: none"> 100-mA sink capability Input threshold . . . 2.7 V max Low voltage saturating outputs (0.4 V maximum)
		MOS, TTL	Variable from 2.7 V to 6.6 V	9	SN75498	N	<ul style="list-style-type: none"> 100-mA sink capability Input threshold . . . 2.7 V max

*Future product

**SELECTION GUIDE FOR OTHER INTERFACE CIRCUITS
DISPLAY DRIVERS**

**DISPLAY DRIVERS
FOR COMMERCIAL TEMPERATURE RANGE (continued)**

DISPLAY TYPE	DESCRIPTION	INPUT COMPATIBILITY	POWER SUPPLIES	DRIVERS PER PACKAGE	DEVICE TYPE	PACKAGE TYPE	ADDITIONAL FEATURES
GAS DISCHARGE DISPLAYS	HIGH-VOLTAGE BCD-TO-SEVEN-SEGMENT DECODER/CATHODE DRIVERS	TTL	5 V	7	SN75480	N	<ul style="list-style-type: none"> • Outputs regulated to insure constant brightness • Blanking and ripple-blanking provisions • High off-state breakdown voltage (120 V typical) • Designed for seven segment displays such as Beckman and Panaplex II[◊].
		TTL, MOS, CMOS	Variable from 4.75 V to 15 V	7½	*SN75484	N	<ul style="list-style-type: none"> same features as the SN75480 plus: • Decimal point provided • Latches to hold BCD information • Lower supply power requirements • Higher output voltage breakdown capability
	ANODE DRIVER	MOS	V _{EE} = -55 V, V _{BB} = -18 V	6	SN75481	N	<ul style="list-style-type: none"> • 13-mA output capability • Designed for time-multiplexed displays such as Panaplex II[◊]
THERMAL PRINT DISPLAYS	THERMAL-PRINthead DRIVERS	TTL, CMOS	±5 V	6	SN75490	J,N	<ul style="list-style-type: none"> • Common strobe • 30-mA source, 50-mA sink capability
		MOS	5 V	7	SN75270	J,N	<ul style="list-style-type: none"> • Single ended, noninverting operation

*Future Product

◊Trademark of the Burroughs Corporation

TEXAS INSTRUMENTS
INCORPORATED
POST OFFICE BOX 5012 • DALLAS, TEXAS 75222

SELECTION GUIDE FOR OTHER INTERFACE CIRCUITS LINE DRIVERS

LINE DRIVERS WITH TTL-COMPATIBLE INPUTS

DESCRIPTION	OUTPUT CURRENT CAPABILITY	t_{PD} [¶]	S = SINGLE ENDED D = DIFFERENTIAL	DEVICE TYPE FOR TEMPERATURE RANGE		PACKAGE TYPE	DRIVERS PER PACKAGE	COMPANION RECEIVERS	ADDITIONAL FEATURES	
				-55°C TO 125°C	0°C TO 70°C					
GENERAL PURPOSE DRIVERS	300 mA	20 ns	S, D	YES	YES	5 V	SN55450B	J, J,N	SN75122, SN75152, SN75115, SN75182, SN75140 series	
	300 mA	20 ns	S	YES	YES	5 V	SN55451B	JG, JG,P		
	100 mA	36 ns	S		YES	5 V	SN75361A	JG,P		
	100 mA	22 ns	S	YES	YES	5 V	SN55121	J, J,N	SN75122	
	40 mA	12 ns	D		YES	5 V	SN55183	J, J,N		
	40 mA	15 ns	D		YES	5 V	SN55114	J, J,N	SN75115, SN75182	
	40 mA	13 ns	D	YES	YES	5 V	SN55113	J, J,N		
	40 mA	15 ns	S, D	YES	YES	5 V	DS7831	DS8831	J, J,N	• 3-State Output
	40mA	15 ns	S, D	YES	YES	5V	DS7832	DS8832	J, J,N	

[§] 4 for single-ended lines; 2 for differential lines.

[¶] t_{PD} = Propagation delay time.

SELECTION GUIDE FOR OTHER INTERFACE CIRCUITS LINE DRIVERS

LINE DRIVERS (continued) WITH TTL-COMPATIBLE INPUTS

DESCRIPTION	OUTPUT CURRENT CAPABILITY	t _{PD} ^a TYPICAL	S = SINGLE ENDED D = DIFFERENTIAL	DEVICE TYPE FOR TEMPERATURE RANGE			PACKAGE TYPE	DRIVERS PER PACKAGE	COMPANION RECEIVERS	ADDITIONAL FEATURES	
				-55°C TO 125°C		0°C TO 70°C					
360/370 I/O INTERFACE	100 mA	20 ns	S	YES	YES	5 V	SN75123	J,N	2	SN75124, SN75125, SN75127, SN75128 CMOS*	
			S	YES			*SN75126	J,N			
DRIVERS MEETING EIA STANDARDS	40 mA	16 ns	D			5 V	SN55158	JG	2	uA9637, SN75157 RS-422 ^Δ	
	10 mA	60 ns	S		YES	±12 V	SN75158	JG,P			
	6 mA	220 ns	S		YES	±12 V	SN75150	JG,P	2	SN75152, SN75154 RS-232C [#]	
	75 mA		S			±12 V	*uA9636M	JG	2	CMOS*, RS-423 ^Δ ; RS-232C [#]	
	50 mA	10 ns	D			5 V	*uA9638M	JG,P			
	40 mA	16 ns	D	YES	YES	5 V	*uA9638C	JG	2	CMOS*, RS-422 ^Δ	
CURRENT-MODE DRIVERS	18 mA	9 ns	D	YES	YES	±5 V	SN75112	J,N	2	3-State Output; RS-422 ^Δ	
	6.5 mA	9 ns	D	YES	YES	±5 V	SN55110A	J	2		
	3.5 mA	9 ns	D	YES	YES	±5 V	SN55110A	J,N			
							SN55109A	J	2	SN75107A, SN75107B, SN75108A, SN75108B, SN75207, SN75207B, SN75208, SN75208B	

^a t_{PD} ≡ Propagation delay time

* Future product

♦ Also CMOS input compatible

= Satisfies requirements of EIA Standard RS-232C

▲ Satisfies requirements of EIA Standard RS-423

△ Satisfies requirements of EIA Standard RS-422

LINE RECEIVERS

SELECTION GUIDE FOR OTHER INTERFACE CIRCUITS
LINE RECEIVERS
• OUTPUT STROBE • PARTY-LINE OPERATION

DESCRIPTION	TYPE OF OUTPUT [†]	t _{PD} [‡] TYPICAL	INPUT SENSITIVITY	COMMON-MODE RANGE	POWER SUPPLIES	DEVICE TYPE FOR TEMPERATURE RANGE		PACKAGE TYPE	RECEIVERS PER PACKAGE	COMPANION DRIVERS	ADDITIONAL FEATURES						
						-55°C to 125°C	0°C to 70°C										
DIFFERENTIAL- LINE RECEIVERS	T-P	17 ns	±10 mV	±3 V	±5 V	SN55107A	SN75207	J,N	2	SN75109A, SN75110A, SN75112	• "B" versions have input protection diodes for power off condition						
	O-C	19 ns					SN75207B	J,N									
	T-P	17 ns	±25 mV				SN75208	J,N	2								
	O-C	19 ns					SN75208B	J,N									
	T-P	20 ns	5 V			SN55122	SN75122	J	2	SN75121, DS8831, DS8832 75450B series, SN75361A, SN75113, DS8831, DS8832	• Hysteresis for improved noise immunity • Common reference voltage pin and strobe • Input protection diodes ('141) • Individual reference voltage and strobe terminals • Input protection diodes ('143)						
	T-P	22 ns				SN55140	SN75140	JG									
						SN55141	SN75141	JG,P	2								
						SN55142	SN75142	J									
						SN55143	SN75143	J,N	2								

[†]T-P ≡ Totem pole, O-C ≡ Open collector, R ≡ Resistor pull-up[‡]t_{PD} = Propagation delay time

SELECTION GUIDE FOR OTHER INTERFACE CIRCUITS

LINE RECEIVERS

LINE RECEIVERS (continued)

DESCRIPTION	S = SINGLE ENDED D = DIFFERENTIAL	TYPE OF OUTPUT [†]	TYPICAL t_{PD}	PARTY-LINE OPERATION	STROBE	POWER SUPPLIES	DEVICE TYPE FOR TEMPERATURE RANGE		RECEIVERS PER PACKAGE	COMPANION DRIVERS	ADDITIONAL FEATURES	
							-55°C to 125°C	0°C to 70°C				
RECEIVERS FOR 360/370 I/O INTERFACE	S	T-P	20 ns	YES	YES	5 V		SN75124	J,N	3	SN75123, SN75126	• Hysteresis
			18 ns	YES		5 V		SN75125	J,N	7	SN75123, SN75126	• Schottky Circuitry
			18 ns	YES	YES	5 V		SN75127	J,N	7		• Standard V _{CC} Pinout (SN75127)
RECEIVERS MEETING EIA STANDARD RS-232-C	S	T-P	22 ns			5 V or 12 V		SN75128	J,N	8	SN75123, SN75126	• Schottky Circuitry
			25 ns			5 V		SN75129	J,N	8		
	S	R	60 ns		YES	± 12 V		SN75154	J,N	4	SN75150	• Hysteresis
			20 ns			5 V		SN75189	J,N	4		• Response Threshold Control
RECEIVERS MEETING EIA STANDARD RS-422/423	D	O-C	20 ns		YES	± 12 V	*SN55157	*SN75157	JG JG,P	2	SN75158, SN75159, uA9636, uA9638	• '189A has more hysteresis than '189
								*uA9637M	*uA9637C	JG JG,P	2	• Also meets MIL-STD-188C
								SN55115	J	2	• Hysteresis	
RECEIVERS WITH RESPONSE TIME CONTROL	D	O-C or T-P	20 ns	YES	YES	5 V	SN55115	SN75115	J,N	2	SN75113, SN75114, SN75183, DS8831, DS8832	• Input Sensitivity: ± 500 mV
		T-P	31 ns	YES	YES		SN55182	SN75182	J J,N	2		• Common-Mode Range: ± 15 V

[†]T-P ≡ Totem pole, O-C ≡ Open collector, R ≡ Resistor pull-up

[‡] t_{PD} = Propagation delay time

*Future product

SELECTION GUIDE FOR OTHER INTERFACE CIRCUITS LINE TRANSCEIVERS

DIFFERENTIAL-LINE TRANSCEIVERS

COMMON FEATURES	RECEIVER CHARACTERISTICS			DEVICE TYPE FOR TEMPERATURE RANGE		PACKAGE TYPE	ADDITIONAL FEATURES		
	STROBE OR ENABLE	TYPE [†] OF OUTPUT	COMMON-MODE RANGE	-55°C to 125°C 0°C to 70°C					
<ul style="list-style-type: none"> Single 5-V supply Party-line operation TTL-compatible driver inputs Driver enable for 3-state driver output Driver output current capability: 40 mA Driver propagation delay time: 14 ns (typical) Receiver propagation delay time: 20 ns (typical) ±500 mV receiver input sensitivity One transceiver per package 	STROBE	O-C or T-P	±15 V	SN55116	SN75116	J	<ul style="list-style-type: none"> Receiver frequency response control 		
		T-P	0 V to 6 V	SN55117	SN75117	JG	<ul style="list-style-type: none"> Driver and receiver connected internally 		
	ENABLE	O-C or T-P	±15 V	SN55118	SN75118	J	<ul style="list-style-type: none"> Same as '116 with 3-State receiver output 		
		T-P	0 V to 6 V	SN55119	SN75119	JG	<ul style="list-style-type: none"> Same as '117 with 3-State receiver output 		

SINGLE-ENDED LINE TRANSCEIVERS

COMMON FEATURES	DRIVER CHARACTERISTICS			RECEIVER CHARACTERISTICS		DEVICE TYPE FOR TEMPERATURE RANGE		PACKAGE TYPE	ADDITIONAL FEATURES		
	OUTPUT CURRENT CAPABILITY	t _{PD} [‡] TYPICAL	STROBE OR ENABLE	t _{PD} [‡] TYPICAL	STROBE OR ENABLE	-55°C to 125°C 0°C to 70°C					
<ul style="list-style-type: none"> Single 5-V supply Party line operation TTL-compatible driver inputs Totem-pole receiver outputs Four transceivers per package 	100 mA	10 ns	STROBE	10 ns		AM26S10M	AM26S10C	J	<ul style="list-style-type: none"> Schottky circuitry P-N-P inputs to minimize loading Inverting driver (AM26S10) 		
	100 mA	12 ns	STROBE	10 ns		AM26S11M	AM26S11C	J			
	100 mA	15 ns	STROBE	8 ns		SN55138	SN75138	J	<ul style="list-style-type: none"> 2.3 V receiver threshold for maximum system noise margin 		
	40 mA	16 ns	ENABLE	8 ns	ENABLE		SN75136	J,N	<ul style="list-style-type: none"> Similar to N8T26 3-State driver and receiver outputs with Schottky circuitry P-N-P inputs to minimize loading 		
	48 mA	30 ns	STROBE	30 ns			MC3446	J,N	<ul style="list-style-type: none"> Meets IEEE STD 488 Receiver input hysteresis Drivers also MOS compatible 		

[†]T-P ≡ Totem pole, O-C ≡ Open-collector, R ≡ Resistor pull-up

[‡]t_{PD} ≡ Propagation delay time