

UNIVERSIDADE FEDERAL DA PARAÍBA
CENTRO DE INFORMÁTICA
CONCEPÇÃO ESTRUTURADA DE CIRCUITOS INTEGRADOS



PROJETO MIPS – ENTREGA 7

THIAGO ALVES DE ARAUJO

2016019787

Sumário

1	Tabela de figuras	3
2	Unidade de Controle	4
2.1	Goldem model	4
2.2	Goldem vector	5
2.3	Testbench	5
2.4	Modelo duv	6
2.5	Simulação RTL.....	7
2.6	Simulação <i>Gate Level</i>	8

1 Tabela de figuras

Figura 1 Unidade de controle - Diagrama de estados.....	4
Figura 2 Unidade de controle - Goldem Model.....	4
Figura 3 Unidade de controle - Goldem vectors	5
Figura 4 Unidade de controle - Testbench	6
Figura 5 Unidade de controle - Controle.sv	6
Figura 6 Unidade de controle - Fsm.sv.....	6
Figura 7 Unidade de controle - Alu Decoder.sv	7
Figura 8 Unidade de controle - Transcript da simulação RTL.....	7
Figura 9 Unidade de controle – RTL view.....	8
Figura 10 Unidade de controle - clk #8	8
Figura 11 Unidade de controle - clk #9	9
Figura 12 Unidade de controle - clk #10	9
Figura 13 Unidade de controle - Sinais de entrada e saída.....	9

2 Unidade de Controle

Agora vamos desenvolver a unidade de controle do MIPS 32. Abaixo podemos ver uma ilustração do diagrama dos estados da maquina de estados finita. Vamos implementar as operações LW, SW, ADD, SUB, AND, OR, NOR, XOR, SLT, SUBI, ADDI, ORI, XORI, NORI, SLTI, BEQ, BNE, J




Figura 1 Unidade de controle - Diagrama de estados

2.1 Goldem model

Abaixo segue o trecho do código utilizado para gerar os *goldem vectors*. O código foi desenvolvido em C e simula as sequencias de estados para cada operação implementada para gerar os *goldem vectors*

```
int main(){
    ofstream file("control_unit.txt");

    string rst = "0";
    vector<string> clk = {"0", "1"};
    vector<string> opcode = {"100011", "101011", "000000", "000000", "000000", "000000", "000000", "000000", "000100", "001000", "000010", "000000", "000000", "001101",
    vector<string> funct = {"100000", "100000", "100000", "100010", "100100", "100101", "101010", "100000", "100000", "100000", "100111", "100110", "100000",
    // LW, SW, ADD, SUB, AND, OR, SLT, BEQ, ADDI, J, NOR, XOR, ORI
    string MemtoReg = "0", RegDst = "0", IorD = "0", PCSrc = "00", ALUSrcA = "0", IRWrite = "1", MemWrite = "0", PCWrite = "1", Branch = "0", RegWrite = "0";

    int i = 0;
    int j = 0;
    int k = 0;
    int l = 0;
    while(i != 16){
        if(k > 1){
            k = 0;
        }
        if(l < 2){
            rst = "1";
            j = 0;
        }
        else
    }
```

Figura 2 Unidade de controle - Goldem Model

2.2 Goldem vector

A partir do *goldem model* criado anteriormente, geramos o seguinte vetor de testes. Vamos utilizar 126 vetores de teste para verificar o funcionamento de todas as instruções.

```
0_1_100011_100000_010_0_01_0_0_1_0_00_1_0_0_0_0
1_1_100011_100000_010_0_01_0_0_1_0_00_1_0_0_0_0
0_0_100011_100000_010_0_01_0_0_1_0_00_1_0_0_0_0
1_0_100011_100000_010_0_11_0_0_0_0_00_0_0_0_0_0
0_0_100011_100000_010_0_11_0_0_0_0_00_0_0_0_0_0
1_0_100011_100000_010_1_10_0_0_0_0_00_0_0_0_0_0
0_0_100011_100000_010_1_10_0_0_0_0_00_0_0_0_0_0
1_0_100011_100000_010_0_00_0_1_0_0_00_0_0_0_0_0
0_0_100011_100000_010_0_00_0_1_0_0_00_0_0_0_0_0
1_0_100011_100000_010_0_00_0_0_0_1_00_0_0_1_0_0
0_0_100011_100000_010_0_00_0_0_0_1_00_0_0_1_0_0
1_0_100011_100000_010_0_01_0_0_1_0_00_1_0_0_0_0
0_0_101011_100000_010_0_01_0_0_1_0_00_1_0_0_0_0
1_0_101011_100000_010_0_11_0_0_0_0_00_0_0_0_0_0
0_0_101011_100000_010_0_11_0_0_0_0_00_0_0_0_0_0
1_0_101011_100000_010_1_10_0_0_0_0_00_0_0_0_0_0
0_0_101011_100000_010_1_10_0_0_0_0_00_0_0_0_0_0
1_0_101011_100000_010_0_00_0_1_0_0_00_0_0_0_1_0
0_0_101011_100000_010_0_00_0_1_0_0_00_0_0_0_1_0
1_0_101011_100000_010_0_01_0_0_1_0_00_1_0_0_0_0
0_0_000000_100000_010_0_01_0_0_1_0_00_1_0_0_0_0
1_0_000000_100000_010_0_11_0_0_0_0_00_0_0_0_0_0
0_0_000000_100000_010_0_11_0_0_0_0_00_0_0_0_0_0
1_0_000000_100000_010_1_00_0_0_0_0_00_0_0_0_0_0
0_0_000000_100000_010_1_00_0_0_0_0_00_0_0_0_0_0
1_0_000000_100000_010_0_00_0_0_0_0_00_0_1_1_0_0
0_0_000000_100000_010_0_00_0_0_0_0_00_0_1_1_0_0
```

Figura 3 Unidade de controle - Goldem vectors

2.3 Testbench

Abaixo podemos ver o código em SystemVerilog responsável por testar a unidade de controle. O testbench segue o padrão dos códigos desenvolvidos anteriormente.

```
1 `timescale 1ns/100ps
2
3 module controle_tb;
4
5 int counter, errors, aux_error;
6 //entradas
7 logic clk, rst, clk_tb, rst_tb;
8 logic [5:0] opcode, funct;
9 //saidas
10 logic MementoReg, RegDst, IorD, ALUSrcA, IRWrite, MemWrite, PCWrite, Branch, RegWrite, BranchNE;
11 logic [1:0] PCSrc, ALUSrcB;
12 logic [2:0] ALUControl;
13 //saidas esperadas
14 logic MementoReg_esperado, RegDst_esperado, IorD_esperado, ALUSrcA_esperado, IRWrite_esperado, MemWrite_esperado, PCWrite_esperado, Branch_esperado, RegWrite_esperado;
15 logic [1:0] PCSrc_esperado, ALUSrcB_esperado;
16 logic [2:0] ALUControl_esperado;
17
18 logic [30:0] vectors[126];
19
20 controle dut(.clk(clk), .rst(rst), .opcode(opcode), .funct(funct), .MementoReg(MementoReg), .RegDst(RegDst), .IorD(IorD), .ALUSrcA(ALUSrcA), .IRWrite(IRWrite),
21 .MemWrite(MemWrite), .PCWrite(PCWrite), .Branch(Branch), .RegWrite(RegWrite), .BranchNE(BranchNE), .PCSrc(PCSrc), .ALUSrcB(ALUSrcB), .ALUControl(ALUControl));
22
23 initial begin
24     $display("Iniciando Testbench");
25     $display("clk|rst| opcode | funct |ALUControl|ALUSrcA|ALUSrcB|Branch|IorD|IRWrite|MementoReg|PCSrc|PCWrite|RegDst|RegWrite|MemWrite|BranchNE|");
26     $readmemb("controle_tv.tv", vectors);
27     counter=0; errors=0;
28     rst_tb = 1; #8; rst_tb = 0;
29 end
30
31 always
32 begin
33     clk_tb=1; #50;
34     clk_tb=0; #10;
35 end
```

```

36 always @(posedge clk_tb)
37 begin
38     {clk,rst,opcode,funct,ALUControl_esperado,ALUSrcA_esperado,ALUSrcB_esperado,Branch_esperado,IorD_esperado,IRWrite_esperado,MemtoReg_esperado,PCSrc_espera
39 end
40
41 always @(negedge clk_tb)
42 if(~rst_tb)
43 begin
44     aux_error = errors;
45     assert (MemtoReg == MemtoReg_esperado)
46     else
47     begin
48         $display("Error MemtoReg: %b, expected %b", MemtoReg, MemtoReg_esperado);
49
50         errors = errors + 1;
51     end
52     assert (RegDst == RegDst_esperado)
53     else
54     begin
55         $display("Error RegDst: %b, expected %b", RegDst, RegDst_esperado);
56
57         errors = errors + 1;
58     end
59     assert (IorD == IorD_esperado)
60     else
61     begin
62         $display("Error IorD: %b, expected %b", IorD, IorD_esperado);
63
64         errors = errors + 1;
65     end
66     assert (PCSrc == PCSrc_esperado)
67     else
68     begin
69         $display("Error PCSrc: %b, expected %b", PCSrc, PCSrc_esperado);
70

```

Figura 4 Unidade de controle - Testbench

2.4 Modelo duv

Para o modulo da unidade de controle temos as entradas de clock, reset, o Opcode e o funct. As saídas são todos os sinais de controle (MemtoReg, RegDst, IorD, ALUSrcA, IRWrite, MemWrite, PCWrite, Branch, RegWrite, BranchNE, PCSrc, ALUSrcB, ALUControl) que a unidade de controle envia para o caminho de dados.

```

1 module controle(
2     input clk, rst,
3     input logic [5:0]opcode, funct,
4     output logic MemtoReg, RegDst, IorD, ALUSrcA, IRWrite, MemWrite, PCWrite, Branch, RegWrite, BranchNE,
5     output logic [1:0]PCSrc, ALUSrcB,
6     output logic [2:0]ALUControl);
7
8     logic [2:0]ALUOp;
9
10    fsm fsm(.clk(clk),.rst(rst),.opcode(opcode),.MemtoReg(MemtoReg),.RegDst(RegDst),.IorD(IorD),.ALUSrcA(ALUSrcA),.IRWrite(IRWrite),
11    .MemWrite(MemWrite),.PCWrite(PCWrite),.Branch(Branch),.RegWrite(RegWrite),.BranchNE(BranchNE),.PCSrc(PCSrc),.ALUSrcB(ALUSrcB),.ALUOp(ALUOp));
12
13    alu_decoder alu_decoder(.funct(funct),.ALUOp(ALUOp),.ALUControl(ALUControl));
14
15 endmodule

```

Figura 5 Unidade de controle - Controle.sv

Dentro da modulo controle.sv utilizamos uma maquina de estados finita (fsm) que representa todos os estados mostrados anteriormente. Abaixo podemos ver um trecho do código do fsm

```

1 module fsm (input clk, rst,
2     input logic [5:0]opcode,
3     output logic MemtoReg, RegDst, IorD, ALUSrcA, IRWrite, MemWrite, PCWrite, Branch, RegWrite, BranchNE,
4     output logic [1:0]PCSrc, ALUSrcB,
5     output logic [2:0]ALUOp);
6
7     parameter S0 = 0, S1 = 1, S2 = 2, S3 = 3, S4 = 4, S5 = 5, S6 = 6, S7 = 7, S8 = 8, S9 = 9, S10 = 10, S11 = 11, S12 = 12, S13 = 13, S14 = 14, S15 = 15;
8     reg[3:0] state;
9
10    always@(state) begin
11        case(state)
12
13            S0: begin // Fetch
14                IorD = 1'b0;
15                ALUSrcA = 1'b0;
16                ALUSrcB = 2'b01;
17                ALUOp = 3'b000;
18                PCSrc = 2'b00;
19                IRWrite = 1'b1;
20                PCWrite = 1'b1;
21
22                BranchNE = 1'b0;
23                MemtoReg = 1'b0;
24                RegDst = 1'b0;
25                MemWrite = 1'b0;
26                Branch = 1'b0;
27                RegWrite = 1'b0;
28            end
29

```

Figura 6 Unidade de controle - Fsm.sv

Dentro do fsm também utilizamos um decodificador para a ula que servirá para que ela funcione perfeitamente nas operações do tipo R

```

1  module alu_decoder( input logic [5:0]funct, input logic [2:0]ALUOp, output logic [2:0]ALUControl);
2
3
4  always_comb begin
5      case(ALUOp)
6          3'b000: ALUControl = 3'b010; //ADDI, SW, LW
7          3'b001: ALUControl = 3'b110; //BEQ
8          3'b010: begin
9              case(funct)
10                 6'b100000: ALUControl = 3'b010; //ADD
11                 6'b100010: ALUControl = 3'b110; //SUB
12                 6'b100100: ALUControl = 3'b000; //AND
13                 6'b100101: ALUControl = 3'b001; //OR
14                 6'b101010: ALUControl = 3'b111; //SLT
15                 6'b100110: ALUControl = 3'b011; //XOR
16                 6'b100111: ALUControl = 3'b100; //NOR
17                 default: ALUControl = 3'b000; //default (ADD)
18             endcase
19         end
20
21         3'b011: ALUControl = 3'b111; //SLTI
22         3'b100: ALUControl = 3'b110; //BNE
23         //3'b101: ALUControl = 3'b001; //ORI
24         3'b110: ALUControl = 3'b001; //ORI
25         3'b111: ALUControl = 3'b011; //XORI
26         default: ALUControl = 3'b000;
27     endcase
28 end
29
30 endmodule

```

Figura 7 Unidade de controle - Alu Decoder.sv

2.5 Simulação RTL

Com o modulo pronto, podemos iniciar a simulação RTL. Como podemos ver na imagem abaixo, o modulo está se comportando como o esperado e todos os sinais de controle estão corretos.

#	1	0	000000	100110	011	1	00	0	0	0	0	00	0	0	0	0	0	OK
#	0	0	000000	100110	011	1	00	0	0	0	0	00	0	0	0	0	0	OK
#	1	0	000000	100110	010	0	00	0	0	0	0	00	0	1	1	0	0	OK
#	0	0	000000	100110	010	0	00	0	0	0	0	00	0	1	1	0	0	OK
#	1	0	000000	100110	010	0	01	0	0	1	0	00	1	0	0	0	0	OK
#	0	0	001101	100000	010	0	01	0	0	1	0	00	1	0	0	0	0	OK
#	1	0	001101	100000	010	0	11	0	0	0	0	00	0	0	0	0	0	OK
#	0	0	001101	100000	010	0	11	0	0	0	0	00	0	0	0	0	0	OK
#	1	0	001101	100000	001	1	10	0	0	0	0	00	0	0	0	0	0	OK
#	0	0	001101	100000	001	1	10	0	0	0	0	00	0	0	0	0	0	OK
#	1	0	001101	100000	010	0	00	0	0	0	0	00	0	0	1	0	0	OK
#	0	0	001101	100000	010	0	00	0	0	0	0	00	0	0	1	0	0	OK
#	1	0	001101	100000	010	0	01	0	0	1	0	00	1	0	0	0	0	OK
#	0	0	001110	100000	010	0	01	0	0	1	0	00	1	0	0	0	0	OK
#	1	0	001110	100000	010	0	11	0	0	0	0	00	0	0	0	0	0	OK
#	0	0	001110	100000	010	0	11	0	0	0	0	00	0	0	0	0	0	OK
#	1	0	001110	100000	011	1	10	0	0	0	0	00	0	0	0	0	0	OK
#	0	0	001110	100000	011	1	10	0	0	0	0	00	0	0	0	0	0	OK
#	1	0	001110	100000	010	0	00	0	0	0	0	00	0	0	1	0	0	OK
#	0	0	001110	100000	010	0	00	0	0	0	0	00	0	0	1	0	0	OK
#	1	0	001110	100000	010	0	01	0	0	1	0	00	1	0	0	0	0	OK
#	0	0	001010	100000	010	0	01	0	0	1	0	00	1	0	0	0	0	OK
#	1	0	001010	100000	010	0	11	0	0	0	0	00	0	0	0	0	0	OK
#	0	0	001010	100000	010	0	11	0	0	0	0	00	0	0	0	0	0	OK
#	1	0	001010	100000	111	1	10	0	0	0	0	00	0	0	0	0	0	OK
#	0	0	001010	100000	111	1	10	0	0	0	0	00	0	0	0	0	0	OK
#	1	0	001010	100000	010	0	00	0	0	0	0	00	0	0	1	0	0	OK
#	0	0	001010	100000	010	0	00	0	0	0	0	00	0	0	1	0	0	OK
#	1	0	001010	100000	010	0	01	0	0	1	0	00	1	0	0	0	0	OK
#	0	0	000101	100000	010	0	01	0	0	1	0	00	1	0	0	0	0	OK
#	1	0	000101	100000	010	0	11	0	0	0	0	00	0	0	0	0	0	OK
#	0	0	000101	100000	010	0	11	0	0	0	0	00	0	0	0	0	0	OK
#	1	0	000101	100000	110	1	00	1	0	0	0	01	0	0	0	0	1	OK
#	0	0	000101	100000	110	1	00	1	0	0	0	01	0	0	0	0	1	OK
#	1	0	000101	100000	010	0	01	0	0	1	0	00	1	0	0	0	0	OK

Testes Efetuados = 126
Erros Encontrados = 0

Figura 8 Unidade de controle - Transcript da simulação RTL

Também podemos ver o *RTL view* gerado a partir do modulo testado.

