ADC Add Memory to Accumulator with Carry

 $A + M + C \rightarrow A$ NZCIDV

+ + + - - +

addressing	assembler	opc	bytes	cyles
immidiate	ADC #oper	69	2	2
zeropage	ADC oper	65	2	3
zeropage,X	ADC oper,X	75	2	4
absolute	ADC oper	6D	3	4
absolute,X	ADC oper,X	7D	3	4*
absolute,Y	ADC oper, Y	79	3	4*
<pre>(indirect,X)</pre>	ADC (oper, X	) 61	2	6
(indirect),Y	ADC (oper),	Y 71	2	5*

AND AND Memory with Accumulator

A AND M -> A

NZCIDV + + - - - -

addressing assembler opc bytes cyles \_\_\_\_\_ immidiate AND #oper 29 2 2
zeropage AND oper 25 2 3
zeropage,X AND oper,X 35 2 4
absolute AND oper 2D 3 4
absolute,X AND oper,X 3D 3 4\*
absolute,Y AND oper,Y 39 3 4\*
(indirect,X) AND (oper,X) 21 2 6
(indirect),Y AND (oper),Y 31 2 5\*

ASL Shift Left One Bit (Memory or Accumulator)

C <- [76543210] <- 0

NZCIDV + + + - - -

addressing	assembler	opc	bytes	cyles
accumulator	ASL A	0A	1	2
zeropage	ASL oper	06	2	5
zeropage,X	ASL oper,X	16	2	6
absolute	ASL oper	ΟE	3	6
absolute,X	ASL oper,X	1E	3	7

BCC Branch on Carry Clear

branch on C = 0

NZCIDV

addressing assembler opc bytes cyles \_\_\_\_\_ relative BCC oper 90 2 2\*\*

BCS	Branch	on	Carry	Set
-----	--------	----	-------	-----

branch on C = 1  $\,$  N Z C I D V

addressing assembler opc bytes cyles -----relative BCS oper B0 2 2\*\*

BEQ Branch on Result Zero

branch on Z = 1

N Z C I D V

addressing assembler opc bytes cyles -----relative BEQ oper F0 2 2\*\*

BIT Test Bits in Memory with Accumulator

bits 7 and 6 of operand are transferred to
 bit 7 and 6 of SR (N,V);
the zeroflag is set to the result of operand

the zeroflag is set to the result of operand AND accumulator.

A AND M, M7  $\rightarrow$  N, M6  $\rightarrow$  V N Z C I D V

M7 + - - M6

addressing	assembler	opc	bytes	cyles
zeropage	BIT oper	24	2	3
absolute	BIT oper	2C	3	4

BMI Branch on Result Minus

branch on N = 1

N Z C I D V

addressing assembler opc bytes cyles ----relative BMI oper 30 2 2\*\*

BNE Branch on Result not Zero

branch on Z = 0

N Z C I D V

\_ \_ \_ \_ \_

addressing assembler opc bytes cyles -----relative BNE oper D0 2 2\*\*

BPL	Branch on Res	ult Plus			
	branch on $N =$	0		N Z C	I D V
	addressing	assembler	opc	bytes	cyles
	relative	BPL oper	10	2	2**
BRK	Force Break				
	interrupt, push PC+2, pu	sh SR		N Z C	I D V
	addressing	assembler	opc	bytes	cyles
	implied	BRK	00	1	7
BVC	Branch on Ove	rflow Clear			
	branch on V =	0		N Z C	I D V
	addressing	assembler	opc	bytes	cyles
	relative	BVC oper	50	2	2**
BVS	Branch on Ove	rflow Set			
	branch on V =	1		N Z C	I D V
	addressing	assembler	opc	bytes	cyles
	relative	BVC oper	70	2	2**
CLC	Clear Carry F	lag			
	0 -> C				I D V
	addressing		opc	bytes	cyles
	implied		18	1	2
CLD	Clear Decimal	Mode			
	0 -> D				I D V
	addressing	assembler	opc	bytes	cyles
			D.0	1	

implied

CLD

2

D8 1

### CLI Clear Interrupt Disable Bit

addressing	assembler	opc	bytes	cyles
implied	CLI	58	1	2

### CLV Clear Overflow Flag

 $0 \rightarrow V$  N Z C I D V

- - - - 0

addressing assembler opc bytes cyles -----implied CLV B8 1 2

#### CMP Compare Memory with Accumulator

addressing assembler opc bytes cyles

-----immidiate CMP #oper C9 2 2
zeropage CMP oper C5 2 3
zeropage, X CMP oper, X D5 2 4
absolute CMP oper CD 3 4
absolute, X CMP oper, X DD 3 4\*
absolute, Y CMP oper, Y D9 3 4\*
(indirect, X) CMP (oper, X) C1 2 6
(indirect), Y CMP (oper), Y D1 2 5\*

#### CPX Compare Memory and Index X

addressing	assembler	opc	bytes	cyles
immidiate	CPX #oper	ΕO	2	2
zeropage	CPX oper	E4	2	3
absolute	CPX oper	EC	3	4

# CPY Compare Memory and Index Y

addressing assembler opc bytes cyles
----immidiate CPY #oper C0 2 2
zeropage CPY oper C4 2 3
absolute CPY oper CC 3 4

# DEC Decrement Memory by One

Μ	-	1	->	M	Ν	Ζ	С	Ι	D	V	
					_	_					

addressing	assembler	opc	bytes	cyles
zeropage	DEC oper		2	5
zeropage,X	DEC oper, X	D6	2	6
absolute	DEC oper	CE	3	3
absolute,X	DEC oper, X	DE	3	7

# DEX Decrement Index X by One

X - 1 -> X	N	Ζ	С	Ι	D	V
	1	1				

addressing	assembler	opc	bytes	cyles		
implied	DEC	CA	1	2		

# DEY Decrement Index Y by One

Y	_	1	->	Y						Ν	Ζ	С	Ι	D	V	_
										- 1	- 1					

addressing	assembler	opc	bytes	cyles
implied	DEC	88	1	2

# EOR Exclusive-OR Memory with Accumulator

Α	EOR	Μ	->	Α	N	1	Ζ	С	Ι	D	V
					1	L					

addressing	assembler	opc	bytes	cyles
immidiate	EOR #oper	49	2	2
zeropage	EOR oper	45	2	3
zeropage,X	EOR oper,X	55	2	4
absolute	EOR oper	4D	3	4
absolute,X	EOR oper,X	5D	3	4 *
absolute,Y	EOR oper,Y	59	3	4 *
(indirect,X)	EOR (oper, X)	41	2	6
(indirect),Y	EOR (oper),Y	51	2	5*

INC	Increment	Memory	by	One
-----	-----------	--------	----	-----

INC	Increment Me	mory by One			
	M + 1 -> M			N Z C + + -	I D V
	addressing	assembler	opc	bytes	cyles
	zeropage zeropage,X absolute absolute,X	INC oper	F6 EE	2	5 6 6 7
INX	Increment In	dex X by One			
	X + 1 -> X			N Z C + + -	I D V
	addressing	assembler	opc	bytes	cyles
	implied	INX	E8	1	2
INY	Increment In	dex Y by One			
	Y + 1 -> Y			N Z C + + -	I D V
	addressing	assembler	opc	bytes	cyles
	implied	INY	C8	1	2
JMP	Jump to New	Location			
	(PC+1) -> PC (PC+2) -> PC			N Z C	I D V

(PC+1)	->	PCL		N	Ζ	С	Ι	D	V
(PC+2)	->	PCH		_	_	_	_	_	_

addressing	asse	embler	opc	bytes	cyles
absolute	JMP	oper	4C	3	3
indirect	JMP	(oper)	6C	3	5

JSR Jump to New Location Saving Return Address

push (PC+2),	N	Z	С	Ι	D	V	
(PC+1) -> PCL	_	_	_	_	_	_	
(PC+2) -> PCH							

addressing	assembler	opc	bytes	cyles
absolute	JSR oper	20	3	6

# LDA Load Accumulator with Memory

M -> A	N	Ζ	С	Ι	D	V	
		_	_	_			

addressing	assembler	opc	bytes	cyles
immidiate zeropage	LDA #oper LDA oper	A9 A5	2 2	2 3
zeropage,X absolute	LDA oper,X LDA oper	B5 AD	2 3	4
<pre>absolute,X absolute,Y (indirect,X)</pre>	LDA oper, X LDA oper, Y LDA (oper, X)	BD B9 A1	3 3 2	4* 4* 6
(indirect),Y	LDA (oper),Y	В1	2	5*

# LDX Load Index X with Memory

M -> X	N	Ζ	С	Ι	D	V	
	+	+	_	_	_	_	

assembler	opc	bytes	cyles
LDX #oper	A2	2	2
LDX oper	A6	2	3
LDX oper, Y	В6	2	4
LDX oper	ΑE	3	4
LDX oper,Y	BE	3	4 *
	LDX #oper LDX oper LDX oper,Y LDX oper	LDX #oper A2 LDX oper A6 LDX oper, Y B6 LDX oper AE	LDX #oper A2 2 LDX oper A6 2 LDX oper, Y B6 2 LDX oper AE 3

# LDY Load Index Y with Memory

M -> Y	N	Ζ	С	Ι	D	V
		$\perp$	_	_	_	_

addressing	assembler	opc	bytes	cyles
immidiate	LDY #oper	A0	2	2
zeropage	LDY oper	A4	2	3
zeropage,X	LDY oper,X	В4	2	4
absolute	LDY oper	AC	3	4
absolute,X	LDY oper, X	BC	3	4*

# LSR Shift One Bit Right (Memory or Accumulator)

0 ->	[76543210]	->	С	N	Z	С	Ι	D	V
					- 1	- 1			

addressing	assembler	opc	bytes	cyles
accumulator	LSR A	4A	1	2
zeropage	LSR oper	46	2	5
zeropage,X	LSR oper,X	56	2	6
absolute	LSR oper	4E	3	6
absolute,X	LSR oper,X	5E	3	7

NOP	No Operation				
				N Z C	I D V
	addressing	assembler	opc	bytes	cyles
	implied	NOP	EA	1	2
ORA	OR Memory wit	h Accumulator			
	A OR M -> A			N Z C + + -	I D V 
	addressing	assembler	opc	bytes	cyles
	<pre>(indirect,X)</pre>	ORA #oper ORA oper, X ORA oper ORA oper, X ORA oper, Y ORA (oper, X) ORA (oper), Y		2 2 2 3 3 3 2 2	2 3 4 4 4* 4* 6 5*
РНА	Push Accumula	tor on Stack			
РНА	Push Accumula push A	tor on Stack		N Z C	I D V
РНА	push A	tor on Stack	opc		
РНА	push A		opc  48		
РНА	push A  addressing  implied	assembler  PHA	48	bytes	cyles
	push A  addressing  implied	assembler  PHA	48	bytes 1	cyles
	push A  addressing implied  Push Processo push SR	assembler  PHA	48 tack	bytes	cyles 3
	push A  addressing implied  Push Processo push SR	assembler PHA r Status on S	48 tack	bytes  N Z C  bytes	cyles 3
	push A  addressingimplied  Push Processo  push SR  addressingimplied	assembler PHA  r Status on S  assembler PHP	48 tack opc 08	bytes  N Z C  bytes	cyles 3 I D V cyles
РНР	push A  addressing implied  Push Processo  push SR  addressing implied	assembler PHA  r Status on S  assembler PHP	48 tack opc 08	bytes  N Z C bytes  1	cyles 3 I D V cyles

implied PLA 68 1 4

PLP Pull Processor Status from Stack

addressing assembler opc bytes cyles -----implied PHP 28 1 4

ROL Rotate One Bit Left (Memory or Accumulator)

C <- [76543210] <- C N Z C I D V

. \_ - - .

addressing	assembler	opc	bytes	cyles
accumulator	ROL A	2A	1	2
zeropage	ROL oper	26	2	5
zeropage,X	ROL oper,X	36	2	6
absolute	ROL oper	2E	3	6
absolute,X	ROL oper,X	3E	3	7

ROR Rotate One Bit Right (Memory or Accumulator)

 $C \rightarrow [76543210] \rightarrow C$  N Z C I D V

+ + + - - -

addressing	assembler	opc	bytes	cyles
accumulator	ROR A	6A	1 2	2
zeropage zeropage,X	ROR oper ROR oper,X	66 76	2	6
absolute absolute,X	ROR oper ROR oper,X	6E 7E	3 3	6 7
<b>,</b>	1 - /		_	

RTI Return from Interrupt

pull SR, pull PC N Z C I D V from stack

addressing assembler opc bytes cyles -----implied RTI 40 1 6

RTS Return from Subroutine

pull PC, PC+1  $\rightarrow$  PC N Z C I D V

addressing assembler opc bytes cyles -----implied RTS 60 1 6

SBC Subtract Memory from Accumulator with Borrow

addressing	assembler	opc	bytes	cyles
immidiate	SBC #oper	E9	2	2
zeropage	SBC oper	E5	2	3
zeropage,X	SBC oper,X	F5	2	4
absolute	SBC oper	ED	3	4
absolute,X	SBC oper,X	FD	3	4 *
absolute,Y	SBC oper, Y	F9	3	4 *
(indirect,X)	SBC (oper, X)	E1	2	6
(indirect),Y	SBC (oper),Y	F1	2	5*

SEC Set Carry Flag

addressing assembler opc bytes cyles -----implied SEC 38 1 2

SED Set Decimal Flag

 $1 \rightarrow D \qquad \qquad N Z C I D V$ 

addressing assembler opc bytes cyles -----implied SED F8 1 2

SEI Set Interrupt Disable Status

addressing assembler opc bytes cyles -----implied SEI 78 1 2

### STA Store Accumulator in Memory

Α	->	Μ	N	Ζ	С	Ι	D	V

addressing	assembler	opc	bytes	cyles
zeropage	STA oper	 85	2	3
zeropage,X	STA oper,X	95	2	4
absolute	STA oper	8D	3	4
absolute,X	STA oper,X	9D	3	5
absolute,Y	STA oper, Y	99	3	5
(indirect, X)	STA (oper,X)	81	2	6
(indirect),Y	STA (oper),	7 91	2	6

# STX Store Index X in Memory

X -> M	N	Ζ	С	Ι	D	V

addressing	assembler	opc	bytes	cyles
zeropage	STX oper	86	2	3
zeropage,Y	STX oper,Y	96	2	4
absolute	STX oper	8E	3	4

# STY Sore Index Y in Memory

Y -> M	N	Ζ	С	Ι	D	V

addressing	assembler	opc	bytes	cyles
zeropage	STY oper	84	2	3
zeropage,X	STY oper,X	94	2	4
absolute	STY oper	8C	3	4

#### TAX Transfer Accumulator to Index X

A -> X	N	Ζ	С	Ι	D	V	
	+	+	_	_	_	_	

addressing	assembler	opc	bytes	cyles
implied	TAX	AA	1	2

# TAY Transfer Accumulator to Index Y

A -> Y	N	Ζ	С	Ι	D	V	
	+	+	_	_	_	_	

addressing	assembler	er opc byt		cyles
implied	TAY	A8	1	2

TSX Transfer Stack Pointer to Index X

addressing assembler opc bytes cyles -----implied TSX BA 1 2

TXA Transfer Index X to Accumulator

 $X \rightarrow A$  N Z C I D V

+ + - - - -

addressing assembler opc bytes cyles -----implied TXA 8A 1 2

TXS Transfer Index X to Stack Register

 $X \rightarrow SP$  N Z C I D V

+ + - - - -

addressing assembler opc bytes cyles -----implied TXS 9A 1 2

TYA Transfer Index Y to Accumulator

 $Y \rightarrow A$  N Z C I D V

+ + - - - -

addressing assembler opc bytes cyles -----implied TYA 98 1 2

- $^{\star}$  add 1 to cycles if page boundary is crossed
- \*\* add 1 to cycles if branch occurs on same page add 2 to cycles if branch occurs to diff page

Legend to Flags: + .... modified

- .... not modified

1 .... set

0 .... cleared

M6 .... memory bit 6 M7 .... memory bit 7