




Logical opportunity is not a universal speedup law

—●— RTX PRO 4500 —○— H100 NVL ● A0 ■ A1-H ▲ A4-OL1 ◆ A7-OL1 × failed numerical gate



One point per trained checkpoint; bars span fresh-process estimates (RTX: 3, H100: 2). Lines are qualified within-size OLS fits.
Small horizontal offsets separate GPUs only. R_{model} counts logical zero-product opportunities; it is not runtime savings.