```
module Multi_8b (
 1
 2
              input clk,
 3
              input rst,
              input start,
input [7:0] A,
input [7:0] B,
output reg [15:0] Result,
output reg 7
 4
5
6
7
 8
              output reg Z, output reg OV
10
11
              reg [7:0] reg_A, reg_B;
reg [15:0] acc;
reg [3:0] count;
12
13
14
15
              reg execution;
16
17
              always @(posedge clk or posedge rst) begin if (rst) begin
18
                           Result <= 16'b0;
190122222222223333335678904444444495512
                           reg_A <= 8'b0;
                           reg_B <= 8'b0;
acc <= 16'b0;
                           count \leftarrow 4'b0;
                           fimOperacao <= 1'b0;</pre>
                           execution <= 1'b0;
Z <= 1'b0;
OV <= 1'b0;
                     end
                     else if (start && !execution) begin
                           reg_A \ll A;
                           reg_B <= B;
                           acc <= 16'b0;
                           count \leftarrow 4'b0;
                           fimOperacao <= 1'b0;
execution <= 1'b1;</pre>
                     end
                     else if (execution) begin
                           if (count < 8) begin
                                  if (reg_B[0]) begin
                                        acc <= acc + (reg_A << count);</pre>
                                  reg_B <= reg_B >> 1;
                                  count <= count + 1;</pre>
                           end
                           else begin
                                 Result <= acc;</pre>
                                 fimOperacao <= 1'b1;
Z <= (acc == 16'b0);
OV <= |acc[15:8];
                                  execution <= 1'b0;
                           \quad \text{end} \quad
                     end
              end
        endmodule
```