
# Interface



#### Overview

The **CMULT** block is a complex multiplier based on fixed-point arithmetic with support to rounding based on SystemC standard. Since complex multiplications are the backbones of most digital signals processing (DSP) IPs, the main purpose of this block is to be a maximum throughput adaptable block, with support to low-power techniques through "enable" logic.

### Behavioral description

The block's I/O signals and parameters are detailed in tables alongside. The complex multiplicands are received at each clock cycle in i\_data\_a and i\_data\_b ports when i\_en flag is asserted. Therefore, the block only operates when i\_en input is in logic HIGH. When block is enabled, the o\_data shall output the result of complex multiplication between multiplicands a and b after the configured latency:

$$z = (a_i + ja_q)(b_i + jb_q) = a_ib_i - a_qb_q + j(a_ib_q + a_qb_i)$$

Besides the main functionality, the block has a built-in fixed-point round blocks (fxp\_rnd). These blocks adjust output precision according to the rounding methods defined in the IEEE 1666 SystemC standard. Rounding is applied when the output's fixed-point format <WL\_OUT, IWL\_OUT> has a shorter word length than the full-precision result. If the output word length matches full precision, no rounding is needed, and no fxp\_rnd instances are allocated. When the output word length exceeds full precision, the extra bits are zero-padded. An example of this method is shown below for operands a < 8.1 > (24+j31) = (0.19+j0.24) and b < 8.1 > (72-109)

- z < 17,3 > = (5107-j384) (full precision)
- z < 8,1 > = (40 j3) (rounded to < 8,1 >)
- z < 20.5 > = 10214 j768 (zero-padded)
- z < 7.0 > = 39 j3 (truncated to < 7.0 >)

OBS: It is encouraged to the reader to check the twos-complement binary representation and verify the correctness of rounding methods.

The block's latency can be determined by the number and the presence of input and output registers set by INREGS and OUTREGS parameters, along with the configuration of the pipeline algorithm indicated by the ALGORITHM parameter.

The use of block-enable logic facilitates the logic synthesis tool to place clock-gating cells enabling a power-efficient approach. In scenarios where this functionality is unnecessary, the i\_en input may be "hardwired" to 1'b1(VDD) in block instantiation. This causes the block is always enabled, disencouraging the allocation of clock gating cells in the circuit and optimizing the complex multiplier circuit by synthesis tool.

## **Parameters**

Parameter	Type	Default Description					
ALGORITHM string		'standard'	Datapath multiplication method.				
INREGS	bit	1	Enable input registers.				
<pre>IWL_IN int IWL_OUT int</pre>		1	Number of integer bits per input word.				
		3	Number of integer bits per output word.  Number of bits per input word.				
WL_IN	_IN unsig. int 8						
WL_OUT	unsig. int	17	Number of bits per output word.				
OUTREGS	unsig. int	1	Number of output registers. If this param is set 0, output data is not registered.				

# Interface signals

		_			
Port name	1/0	Parallelism	Wordlength	Integer bits	Description
clk	I	1	1	1	Clock signal for block operation.
i_enable	I	1	1	1	Input enable for block operation.
i_data_a	Ι	1	WL_IN	IWL_IN	Input complex data representing the multiplicand a.
i_data_b	Ι	1	$WL_IN$	IWL_IN	Input complex data representing the multiplicand b.
o_data	0	1	WL_OUT	IWL_OUT	Output complex product between multiplicands a and b.

### Timing diagram

The timing diagram below exemplifies the behavior of <code>CMULT</code> block as its inputs vary. It is important to highlight that the first data (<code>i\_data\_a = 38-j22</code> and <code>i\_data\_b = 110-j73</code>) is not processed, as <code>i\_enable</code> is deasserted. In this scenario, a standard complex multiplier algorithm is used, with input registers and a single stage of output registers. The output is rounded to <code><8,1></code> precision, matching the input data format.



#### Microarchitecture

The microarchitecture of **CMULT** block with standard datapath (ALGORITHM='standard') is presented in the block diagram of figure below. The dotted lines indicates that the presence of the structure is affected by the configuration parameter. Since this block has a "enable" logic for clock gating control, all flip-flops receives the gated clock from **CGIC** in their "clock" pin. If this functionality is not necessary, it is recommended to wire the **i\_enable** port to logic HIGH. This way the synthesis tool will reduce the clock gate cell and remove the **i\_enable** port.

