

# Radiation Effects in Si-NW GAA FET and CMOS Inverter: A TCAD Simulation Study

Gaurav Kaushal, S. S. Rathod, Satish Maheshwaram, S. K. Manhas, A. K. Saxena, and S. Dasgupta

**Abstract**—In this brief, we have analyzed the response of silicon-nanowire (Si-NW) gate-all-around (GAA) field-effect transistor to total ionizing dose (TID) effects and assessed the impact of single-event effects (SEEs) in simple inverter circuit built from such devices. The analysis of radiation effects is carried out with 3-D technology computer-aided design simulations. Reliability of n-channel and p-channel Si-NW MOSFET is investigated for TID effects with gamma ray exposure. The transient effects at the device level are studied for alpha particle and heavy-ion strikes. It is found that Si-NW MOSFET is inherently hardened to TID effects. This result is in concordance with the earlier reported experimental results. However, we found that Si-NW CMOS inverter is not as tolerant to SEE, as Si-NW MOSFET is to TID. This study highlights the need for radiation-hardened Si-NW FET circuits against SEE.

**Index Terms**—CMOS, radiation effects, silicon-nanowire (Si-NW) MOSFET, simulation, technology computer-aided design (TCAD).

## I. INTRODUCTION

GATE-ALL-AROUND (GAA) silicon-nanowire (Si-NW) is considered as one of the better candidates at the end of bulk CMOS technology roadmap because of the improved electrostatic control of the channel and consequent suppression of short-channel effects [1]–[4]. Near-ideal subthreshold behavior and extremely low leakage current make these devices a suitable candidate for ultralow-power applications such as logic circuits, memory blocks, and bio- and chemical sensors. In decananometer planar CMOS devices, the impact of the total ionizing dose (TID) is widely reported [1], [5]. The TID primarily impacts insulating layers, which may trap charge and produce relatively stable long-term changes in device and circuit characteristics that may result in parametric degradation or functional failure [5], [6]. It has been experimentally demonstrated that Si-NW is more tolerant to TID effects as compared to planar MOSFET [1], [7], [8]. Another important phenomenon impacting the nanoscale devices is the single-event effect (SEE). The SEEs are transient errors caused by




Fig. 1. Simulated Si-NW FET structure: (a) Three-dimensional view and (b) perspective view along the Y-axis.

direct ionization or by secondary particles resulting from nuclear reactions [9]. Si-NW device with small gate oxide and channel volume make these devices an attractive option for radiation-hardened applications [9]. Devices investigated in the earlier works had large channel length with thick gate oxide. Most of the studies of radiation effects on Si-NW MOSFETs carried out to date have been on individual devices (for TID reliability), while the effect of SEE on NW CMOS inverters is largely unknown. Thus, little is known about the susceptibility of Si-NW-based CMOS inverters to SEE, and there is a need to carry out a comprehensive study on TID effects on individual device and SEE on CMOS inverters for sub-45-nm Si-NW technology nodes.

This brief presents technology computer-aided design (TCAD) simulation studies of TID and SEEs on Si-NW MOSFET and Si-NW-based CMOS inverter. For the first time, to the best of our knowledge, an analysis of Si-NW-based CMOS inverter to SEE is reported.

## II. Si-NW MOSFET DEVICE AND INVERTER DESCRIPTION

Both the Si-NW device and CMOS inverter are implemented in Sentaurus TCAD using 3-D process simulation [10]. Fig. 1 shows the structure of the simulated Si-NW MOSFET. Table I lists the parameters for 22-nm Si-NW MOSFET. The NW source/drain (S/D) extension regions are of length ( $L_{EXT}$ ) 25 nm. In the circuit simulations, a standard fan-out four (FO4) load capacitance is applied to CMOS inverters, and the inverter response is simulated with radiation exposure. In order to match the n-channel and p-channel MOSFET current drive, in CMOS inverter, we use S/D implantation dose and energy as tuning parameter. For n-MOSFET dose ( $\phi$ ) =  $4 \times 10^{15} \text{ cm}^{-2}$ , energy

Manuscript received September 20, 2011; revised November 11, 2011 and February 1, 2012; accepted February 2, 2012. Date of publication March 9, 2012; date of current version April 25, 2012. This work was supported by SMDP-II, Ministry of Information Technology, Government of India, under project MIT-218-ECD. The review of this brief was arranged by Editor K. Roy.

G. Kaushal, S. Maheshwaram, S. K. Manhas, A. K. Saxena, and S. Dasgupta are with the Department of Electronics and Computer Engineering, Indian Institute of Technology Roorkee, Roorkee 247667, India.

S. S. Rathod is with the Sardar Patel Institute of Technology, Mumbai 400058, India.

Color versions of one or more of the figures in this brief are available online at <http://ieeexplore.ieee.org>.

Digital Object Identifier 10.1109/TED.2012.2187656

TABLE I  
DEVICE PARAMETERS

	Parameter	nFET	pFET
Design	Nanowire Diameter (nm)	10	10
	Gate length (nm)	22	22
	Gate oxide thickness (nm)	2	2
	$L_{EXT}$ (nm)	25	25
Performance	$V_{DD}$ (V)	1	1
	$I_{ON}$ (mA/ $\mu$ m)	1.22	1.2
	$I_{OFF}$ (nA/ $\mu$ m)	2	9
	DIBL (mV/V)	22	18
	SS (mV/dec)	63	64
	$V_{TH}$ (V)	0.30783	0.3089

( $E$ ) = 8 keV, and for p-MOSFET  $\phi = 5 \times 10^{15} \text{ cm}^{-2}$ ,  $E = 6 \text{ keV}$  results in an equal current of  $1.2 \text{ mA}/\mu\text{m}$  (measured at  $V_{GS} = V_{DS} = 1 \text{ V}$ ). The doping profile in extension regions is nearly Gaussian and has a concentration of  $2 \times 10^{20} \text{ cm}^{-3}$  (near S/D pad) to  $4 \times 10^{17} \text{ cm}^{-3}$  (gate edge) for n-MOSFET and  $2 \times 10^{19} \text{ cm}^{-3}$  to  $2 \times 10^{18} \text{ cm}^{-3}$  for p-MOSFET. The dopants were activated at  $1050^\circ\text{C}$  using spike anneal. The device simulations are performed using the density gradient, Shockley–Read–Hall recombination, impact ionization, and band-to-band tunneling models.

### III. RESULTS AND DISCUSSION

In order to evaluate the effects of different types of radiations, we exposed the Si-NW device to alpha particles, heavy ions, and gamma rays. Subsequently, we also studied the effect of heavy-ion impact on Si-NW-based CMOS inverter. In this brief, we used well-calibrated radiation models [11] in device and circuit simulations for the different types of radiations.

#### A. Radiation Effects in Si-NW MOSFET

Alpha particle model considers 3.6 eV as the average energy required to create an electron–hole pair (EHP). In simulations, the alpha particle is considered to be incident at a time instance of  $2.5 \mu\text{s}$ , and a Gaussian time dependence is taken into account to simulate the typical generation phenomenon of EHPs. In our simulation setup, we have selected 10, 50, 100, and 200 keV as incident particle energies. The amount of EHPs generated before the initial time of the transient is added to the carrier densities at the beginning of the transient simulation. The results of alpha particle strike in the drain extension ( $D_{EXT}$ ) region are shown in Fig. 2(a) and (b). We see from Fig. 2(b) that the total current density remains nearly constant in drain and source regions. A slight variation in the total current density can be observed in the channel region. However, this variation is not significant enough to change the device characteristics. Since the Si-NW has small sensitive area, generated EHPs from alpha particles result in a smaller bipolar amplification. Hence, Si-NW device is tolerant to the alpha particles.

Furthermore, to study the device threshold voltage shift due to gamma rays, the following simulation parameters are used: EHP generation rate of  $7.6 \times 10^{12}$  per ( $\text{rad} \cdot \text{cm}^3$ ) and electric field constants of  $E_0 = 0.1 \text{ V/cm}$  and  $E_1 = 1.35 \times 10^6 \text{ V/cm}$ . The dose is changed over a time interval of




Fig. 2. Effect of alpha particle exposure energy in Si-NW n-MOSFET (a) alpha generation rate and (b) current density along the channel length direction.

TABLE II  
NORMALIZED  $V_{th}$  SHIFT DUE TO GAMMA RAYS

Dose (krad)	10	50	100	200	300	400	500	1000
nFET ( $\times 10^{-5}$ )	1.94	2.59	4.22	7.14	9.09	9.74	22.09	60.74
pFET ( $\times 10^{-5}$ )	2.58	4.85	7.44	8.41	9.71	11.65	18.12	23.62




Fig. 3. Location of heavy-ion strike and heavy-ion charge density along the device viewed from the top.

$0.5\text{--}2.5 \mu\text{s}$  with a standard deviation of  $0.5 \mu\text{s}$  of Gaussian rise and fall of the radiation exposure. Table II shows normalized threshold voltage shift due to exposure to gamma rays, under varying dose conditions, with respect to the nominal value of threshold voltage. From this table, it can be seen that the shift is very small, in the range of microvolts, and it is negative for both n-MOSFET and p-MOSFET devices. These results are in good agreement with the reported experimental results [1], [8].

We next studied the effect of heavy-ion strikes on Si-NW MOSFET. In simulation, a Gaussian-shape heavy-ion track, of length  $1 \mu\text{m}$  and fixed characteristic radius of  $0.01 \mu\text{m}$ , is incident vertically. The effect of rate of energy loss by particle in NW is investigated. The energy lost per unit length by the incident particle is referred to as linear energy transfer (LET) and is expressed in picocoulombs per micrometer ( $1 \text{ pC}/\mu\text{m} \sim 100 \text{ MeV} \cdot \text{cm}^2/\text{mg}$ ). The LET values used are  $0.01\text{--}0.5 \text{ pC}/\mu\text{m}$ . A heavy-ion strike is simulated in the drain extension region, when a device is in OFF state. The drain of n-MOSFET is biased at  $V_{DD}$  (1 V), while the gate and the source are grounded. Fig. 3 shows the top view contours of heavy-ion charge density in a device after the heavy-ion strike. Fig. 4(a)–(c) shows the heavy-ion charge density and generated electron and current densities in the device, respectively, after particle strike for various LET values. We see a clear change in the charge density of the collected charges in the device for increasing LET values. From Fig. 4(a), we observe that, with the increase in the value of LET, the heavy-ion




Fig. 4. Effect of heavy-ion strike with varying LET on Si-NW n-MOSFET (a) ion charge density, (b) electron density, and (c) total current density.




Fig. 5. Effect of heavy-ion strike with varying LET on Si-NW CMOS inverter characteristics (a) input voltage. (b)  $V_{out}$  for  $LET = 0.01$  pC/ $\mu$ m. (c)  $V_{out}$  for  $LET = 0.1$  pC/ $\mu$ m. (d)  $V_{out}$  for  $LET = 0.33$  pC/ $\mu$ m.

charge density increases at the strike location, which is in  $D_{EXT}$  region (marked in Fig. 4). We can also observe that there is a corresponding increase in the electron density at the strike location. The absolute value of the total current density also increases at the strike location. It can be observed that all the generated charges in  $D_{EXT}$  region recombine, and in the channel region, the total current density remains constant. The recombination of the radiation-induced charges through the device cross section is observed in  $D_{EXT}$  region. Also, we did not find any significant changes in the device characteristics (input–output and transfer) after the particle strike. Thus, as a device, Si-NW MOSFET is tolerant to heavy-ion radiation. Hence, we can summarize that Si-NW device has high tolerance to gamma, alpha, and heavy-ion radiations.

#### B. SEEs in Si-NW CMOS Inverter

Transient simulation of the inverter is carried out to find the effect of radiation on Si-NW circuit performance. Fig. 5(a)–(d)

shows the input–output characteristics of a Si-NW CMOS inverter under heavy-ion strike for different values of LET. Heavy ion is allowed to strike the drain of the OFF-state n-MOSFET at 100 ps. Before 100 ps, we observe that the CMOS inverter functions correctly with FO4 load. After 100 ps, for low LET value [0.01 pC/ $\mu$ m, Fig. 5(b)], there is no effect of heavy-ion strike on the transient characteristics of CMOS inverter. For LET of 0.1 pC/ $\mu$ m [Fig. 5(c)], output voltage ( $V_{out}$ ) drops and shows kink in  $V_{out}$  at 100 ps. However, in this case,  $V_{out}$  for the CMOS inverter recovers to the supply voltage. In this case, the transistor body has sufficient time to stabilize the buildup of radiation-induced charge in the body region. However, for 0.33-pC/ $\mu$ m LET, shown in Fig. 5(d),  $V_{out}$  of CMOS inverter drops, and it does not recover. Thus, for LET of 0.33 pC/ $\mu$ m and larger, CMOS inverter exhibits functional failure. It primarily means that, at the strike location, generated charges are large enough to keep the n-MOSFET on. The additional voltage developed at the output node is dose dependent. At higher dose, the n-MOSFET body has very little time to stabilize, and it is no longer in a steady-state condition.

This rate of voltage loss is determined by carrier lifetime, the body charging from leakage currents, and the capacitive response of the transistor. Before the occurrence of the heavy-ion strike, the inverter is in a steady-state condition with an OFF-state n-MOSFET and an ON-state p-MOSFET. Because of the high drain bias, positive charge builds up in the n-MOSFET body, arising from both impact ionization in the drain junction and the tunnel gate oxide current. This charge creates a slightly positive body potential and a lower body-to-source barrier. The charge present in the body due to high dose prevents n-MOSFET from switching off. As the devices are scaled, they are more sensitive to heavy-ion-induced transients, so even the tracks crossing the device far from the sensitive region can induce transient at the output node. Parasitic conductance taking place in parallel to the n-MOSFET at high dose during the radiation lowers  $V_{out}$ .

The small transient present at the output node might broaden due to delays, when it will go through the inverter chain and will affect the output of the chain. In the device simulation cross sections, we observe heavy-ion-induced charge distribution throughout the device for different values of LET. We found that heavy-ion charge density increases with an increase in the value of LET, but all the charges recombine before reaching the output node. Thus, at the device level, Si-NW MOSFET is radiation tolerant. However, we cannot say that circuits made of Si-NW MOSFET are completely radiation tolerant. This leads us to surmise that Si-NW circuits are not as radiation tolerant than might be thought from a study of device immunity alone. These results emphasize the need to do more studies to understand radiation damage and its strike impact on Si-NW CMOS circuits.

#### IV. CONCLUSION

In this brief, an analysis of Si-NW device and Si-NW-based CMOS inverter under radiation environment has been presented. The effects of different types of radiation like alpha particle, heavy ion, and gamma ray are studied with 3-D TCAD



simulations. We observe that, even though Si-NW MOSFET is inherently radiation tolerant, Si-NW MOSFET-based CMOS inverters are detrimentally affected by ionizing radiation. This result emphasizes the need to harden circuits designed with Si-NW FETs against radiations.

## REFERENCES

- [1] L. Tsakalakos, P. Losee, J. Balch, A. L. Bogorad, W. J. Taft, J. J. Likar, and R. Herschitz, "Radiation hard silicon nanowire field effect transistors," in *Proc. NANO*, Aug. 18–21, 2008, pp. 582–583.
- [2] K. H. Yeo, S. D. Suk, M. Li, Y. Yeoh, K. H. Cho, K. H. Hong, S. K. Yun, M. S. Lee, N. Cho, K. Lee, D. Hwang, B. Park, D. Kim, D. Park, and B. Ryu, "Gate-All-Around (GAA) Twin Silicon Nanowire MOSFET (TSNWFET) with 15 nm length gate and 4 nm radius nanowires," in *Proc. IEDM*, 2006, pp. 1–4.
- [3] S. D. Suk, S.-Y. Lee, S.-M. Kim, E.-J. Yoon, M.-S. Kim, M. Li, C. W. Oh, K. H. Yeo, S. H. Kim, D.-S. Shin, K.-H. Lee, H. S. Park, J. N. Han, C. J. Park, J.-B. Park, D.-W. Kim, D. Park, and B.-I. Ryu, "High performance 5 nm radius Twin Silicon Nanowire MOSFET (TSNWFET): Fabrication on bulk Si wafer characteristic and reliability," in *Proc. IEDM*, Dec. 2005, pp. 717–720.
- [4] N. Singh, F. Y. Lim, W. W. Fang, S. C. Rustagi, L. K. Bera, A. Agarwal, and C. H. Tung, "Ultra-narrow silicon nanowire gate-all-around CMOS devices: Impact of diameter, channel-orientation and low temperature on device performance," in *Proc. IEDM*, Dec. 2006, pp. 1–4.
- [5] S. S. Rathod, A. K. Saxena, and S. Dasgupta, "Modeling of threshold voltage, mobility, drain current and sub-threshold leakage current in virgin and irradiated Silicon-on-insulator fin-shaped field effect transistor device," *J. Appl. Phys.*, vol. 109, no. 8, pp. 084504-1–084504-11, Apr. 2011.
- [6] S. S. Rathod, A. K. Saxena, and S. Dasgupta, "Electrical performance study of 25 nm  $\Omega$ -FinFET under the Influence of Gamma radiation: A 3D simulation," *Microelectron. J.*, vol. 42, no. 1, pp. 165–172, Jan. 2011.
- [7] R. K. Lawrence, J. P. Colinge, and H. L. Hughes, "Radiation effects in gate-all-around structures," in *Proc. SOI Conf.*, Oct. 1–3, 1991, pp. 80–81.
- [8] B. Draper, M. Okandan, and M. Shaneyfelt, "Radiation response of a gate-all-around Silicon nano-wire transistor," *IEEE Trans. Nucl. Sci.*, vol. 56, no. 6, pp. 3274–3279, Dec. 2009.
- [9] P. E. Dodd, M. R. Shaneyfelt, J. R. Schwank, and J. A. Felix, "Current and future challenges in radiation effects on CMOS electronics," *IEEE Trans. Nucl. Sci.*, vol. 57, no. 4, pp. 1747–1763, Aug. 2010.
- [10] Synopsys, *Sentaurus TCAD (Device, Process) User Guides*, Synopsys, Inc., Santiago, Chile, 2010. [Online]. Available: <http://www.synopsys.com/products/tcad/tcad.html>
- [11] D. Munteanu and J. L. Autran, "Modeling and simulation of single-event effects in digital devices and ICs," *IEEE Trans. Nucl. Sci.*, vol. 55, no. 4, pp. 1854–1878, Aug. 2008.



**Gaurav Kaushal** received the M.Tech. degree in VLSI and embedded system design from the Maulana Azad National Institute of Technology, Bhopal, India, in 2008. He is currently working toward the Ph.D. degree in the Department of Electronics and Computer Engineering, Indian Institute of Technology Roorkee, Roorkee, India.

His research interests include novel CMOS devices such as NW FETs and FinFET.



**S. S. Rathod** received the Ph.D. degree from the Indian Institute of Technology Roorkee, Roorkee, India.

His employment experience includes 14 years as an Educationalist. He is currently with the Sardar Patel Institute of Technology, Mumbai, India. He has published more than 49 papers in various peer-reviewed international journals and conferences. His special fields of interest include radiation-hardened design, process, and device modeling.



**Satish Maheshwaram** received the M.Tech. degree in 2010. He is currently working toward the Ph.D. degree in microelectronics and VLSI in the Department of Electronics and Computer Engineering, Indian Institute of Technology Roorkee, Roorkee, India.

His research interests include the novel nanowire/FinFET device and circuit design.



**S. K. Manhas** received the Ph.D. degree in electronics and computer engineering from De Montfort University, Leicester, U.K., in 2003.

From January 2003 to August 2007, he was with TECH Semiconductor, Singapore, where he worked on DRAM process integration. In September 2007, he joined the Institute of Microelectronics, Singapore. He is currently with the Department of Electronics and Computer Engineering, Indian Institute of Technology Roorkee, Roorkee, India.



**A. K. Saxena** received the Ph.D. degree in electrical and electronics engineering from The University of Sheffield, Sheffield, U.K., in 1978.

During 1972–1974, he was with the Scientific Staff, Solid-State Devices Division, Central Electronics Engineering Research Institute, Pilani, India. Since 1978, he has been a Reader with the University of Roorkee (now, Indian Institute of Technology), Roorkee, India, where he is currently a Higher Academic Grade Senior Professor and a Group Leader in microelectronics and VLSI technology. He has about

265 publications in various international journals and conferences with very high citation index.



**S. Dasgupta** received the Ph.D. degree in electronics engineering from Banaras Hindu University, Varanasi, India, in 2000.

From 2000 to 2006, he was with the Department of Electronics Engineering, Indian School of Mines, Dhanbad, India. Since 2006, he has been with the Department of Electronics and Computer Engineering, Indian Institute of Technology Roorkee, Roorkee, India, as an Assistant Professor. He is the author or a coauthor of more than 100 papers in peer-reviewed international journals and conference

proceedings.