

LISTA - CD

Respostas LISTA 1 - 16, 18, 19
LISTA Complementar - 1 a 5

1-

$$0V = 00$$

$$1V = 01$$

$$2V = 10$$

$$3V = 11$$

Sequência \Rightarrow 0V 0V 1V 2V 3V 2V 1V

Sinal \Rightarrow 00 00 01 10 11 10 01

2- numero decimal 128

a) binário \Rightarrow $\frac{1}{128} \frac{0}{64} \frac{0}{32} \frac{0}{16} \frac{0}{8} \frac{0}{4} \frac{0}{2} \frac{0}{1} \Rightarrow 10000000$

b) Hexadecimal \Rightarrow 80

16^2	16^1	16^0
0	8	0

128

c) base 3 \Rightarrow 11202

3^5	3^4	3^3	3^2	3^1	3^0
0	1	1	2	0	2

81 27 18 0 2 = 128

d) base 5 \Rightarrow 1003

5^4	5^3	5^2	5^1	5^0
0	1	0	0	3

125 3 = 128

e) base 15 \Rightarrow 88

15^2	15^1	15^0
0	8	8

120 8 = 128

3-

Tarefa			
	A	B	C
Microprocessador	50ms	20ms	20ms
Circuito Digital	1ms	1ms	1ms

• Tem que ser executado pelo menos 40 transições por segundo, ou seja
tem uma duração de cada 0,025 segundos, são 25ms


- Particionar as tarefas entre microprocessador e circuito digital
- Cada tarefa requer a mesma quantidade de CD

Dessa forma se tem duas soluções possíveis:


1? A e B como circuitos digitais, e C no microprocessador

2? A e C como circuitos digitais, e B no microprocessador


4- a) $F = a'b' + b'c$



b) $F = ab + bc + cd + de$



c) $F = ((ab)' + c) + (d + e'f)'$



5. $F = abd' + acd$. Usar a Lei de Morgan

$$F' = (abd' + acd)'$$


$$F' = (abd')'(acd)' \Rightarrow F' = (a' + b' + d'')(a' + c' + d)' \Rightarrow$$

$$\Rightarrow F' = (a' + b' + d)(a' + c' + d) \Rightarrow F' = a'(a' + b' + d) + c'(a' + b' + d) + d'(a' + b' + d)$$

$$\Rightarrow F' = a' + a'b' + a'd + c'a' + c'b' + c'd + d'a' + d'b' + 0 \quad (\text{Prop. complemento})$$

$$\Rightarrow F' = a' + c'b + d'b' \quad (\text{Lei da absorção})$$

6.



$$F = (ab' + b) + a'c$$

Inputs			Outputs		
a	b	c	$ab' + b$	$a'c$	F
0	0	0	0	0	0
0	0	1	0	1	1
0	1	0	1	0	1
0	1	1	1	1	1
1	0	0	1	0	1
1	0	1	1	0	1
1	1	0	1	0	1
1	1	1	1	0	1

7 - Converter em tabelas verdades

a) $F(a, b, c) = a' + be'$

b) $F(a, b, c) = (ab)' + ac' + bc$

a	b	c	F
0	0	0	1
0	0	1	1
0	1	0	1
0	1	1	1
1	0	0	0
1	0	1	0
1	1	0	1
1	1	1	0

a	b	c	F
0	0	0	1
0	0	1	1
0	1	0	1
0	1	1	1
1	0	0	1
1	0	1	1
1	1	0	0
1	1	1	1

7.

$$c) F(a, b, c) = ab + ac + bc'$$

a	b	c	F
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	1
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	1

$F(a, b, c) = b'c + c'$

a	b	c	F
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	1
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	1


$$d) F(a, b, c, d) = a'bc + d'$$

a	b	c	d	F
0	0	0	0	0
0	0	0	1	0
0	0	1	0	0
0	0	1	1	0
0	1	0	0	0
0	1	0	1	0
0	1	1	0	1
0	1	1	1	1
1	0	0	0	0
1	0	0	1	0
1	0	1	0	1
1	0	1	1	0
1	1	0	0	1
1	1	0	1	0
1	1	1	0	1
1	1	1	1	0

8-

a	b	c	F
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	0
1	0	1	0
1	1	0	1
1	1	1	1


$$F = a'b'c + ab'c' + abc$$



9-


Inputs			Outputs
a	b	c	L
0	0	0	1
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	0
1	0	1	0
1	1	0	0
1	1	1	0

$$L = a'b'c' + a'b'c + a'bc'$$




10- Decodificador 3x8 com Enable


Slide 57



11-







12-




- latch tem o estado alterado durante o clock ativo, foi
- Flip-flop só tem seu estado alterado apenas nos bordos do clock, ou seja, contendo um atraso.


13-



14-



15-



$a_3 \dots a_0$

11	14	8	1	5	9	15	15	3	3	9	14	0	0	0	7	2	7
----	----	---	---	---	---	----	----	---	---	---	----	---	---	---	---	---	---

C

$b_3 \dots b_0$

?	14	5	15	9	0	2
---	----	---	----	---	---	---


$c_3 \dots c_0$

2	?	14	5	15	9	0
---	---	----	---	----	---	---


$d_3 \dots d_0$

?	?	14	5	15	9	0
---	---	----	---	----	---	---

16.



Inputs				Outputs		
s1	s0	a	b	m1	m0	γ
0	0	0	0	1	0	0
0	0	0	1	0	1	0
0	0	1	0	0	0	0
0	0	1	1	0	0	0
0	1	0	0	0	1	1
0	1	0	1	0	1	1
0	1	1	0	1	0	1
0	1	1	1	1	0	1
1	0	0	0	1	0	1
1	0	0	1	1	1	1
1	0	1	0	1	0	1
1	0	1	1	1	1	1
1	1	0	0	0	0	0
1	1	0	1	0	0	0
1	1	1	0	0	0	0
1	1	1	1	0	0	0



$$m1 = s1's0'a'b + s1's0a + s1s0'$$

$$m0 = s1's0'a'b + s1's0a' + s1s0'b$$

$$\gamma = s1's0 + s1s0'$$

18-

Equações: $m_1 = (s_1's_0a + s_1s_0'a)'$

$m_0 = s_1's_0'a$

$y = s_1s_0'$


Codificações de estado: A = 00

B = 01



C = 10

D = 11

Inputs			Outputs		
s_1	s_0	a	m_1	m_0	y
0	0	0	1	0	0
0	0	1	1	1	0
0	1	0	1	0	0
0	1	1	0	0	0
1	0	0	1	0	1
1	0	1	0	0	1
1	1	0	1	0	0
1	1	1	1	0	0



19-



Lista Extra


- 1-
- 00000000000000 \Rightarrow 00
 - 00000000000001 \Rightarrow 01
 - 11111111111111 \Rightarrow 10
 - 12 bits sem compressão \Rightarrow 11

000000000000 000000000001 100000000000 111111111111 =
 \Rightarrow 00 01 11 100000000000 10

2- Os transistores são do tipo PMOS, ou seja, só conduzem quando o valor lógico é 0. Dessa forma para que o transistor superior e inferior conduzam, x e y tem que assumir o valor lógico 0. Assim o circuito só conduz quando x e y possuem valor lógico 0.


- 3-
- M indica uma movimentação
 - L indica se há luz do dia
 - A sirene deve receber 1 para disparar o som do alarme.
- A sirene dispara quando houver movimentação e não luz

$$S = ML'$$




4-


a) $F(a,b,c) = a'bc + ab$




b) $F(a,b,c) = a'b$




c) $F(a,b,c) = abc + ab + a + b + c$




d) $F(a,b,c) = c'$



5.



$$F_1(a,b,c,d) = ab + cd$$



$$F_2(a,b,c,d) = (1((ab)'(cd)'))'$$

• Simplificando $F_2(a,b,c,d) = (1((ab)'(cd)'))'$

$1' + ((ab)'(cd)'))'$ Teorema de Morgan

$1' + (ab)'(cd)'$ Lei da involução

$1' + (a'+b')(c'+d')$ Teorema de Morgan

$0 + (a'+b')(c'+d') \Rightarrow (a'+b')(c'+d')$ Lei da identidade

$(a'c' + a'd' + b'c' + b'd')$ Distribuição

$$F_1(a,b,c,d) = ab + cd \quad ; \quad F_2(a,b,c,d) = (1((ab)'(cd)'))'$$

• Os dois circuitos não são equivalentes

Inputs				Output
a	b	c	d	F
0	0	0	0	0
0	0	0	1	0
0	0	1	0	0
0	0	1	1	1
0	1	0	0	0
0	1	0	1	0
0	1	1	0	0
0	1	1	1	1
1	0	0	0	0
1	0	0	1	0
1	0	1	0	0
1	0	1	1	1
1	1	0	0	1
1	1	0	1	1
1	1	1	0	1
1	1	1	1	1

Inputs				Output
a	b	c	d	F
0	0	0	0	1
0	0	0	1	1
0	0	1	0	1
0	0	1	1	0
0	1	0	0	1
0	1	0	1	1
0	1	1	0	1
0	1	1	1	1
1	0	0	0	0
1	0	0	1	1
1	0	1	0	1
1	0	1	1	0
1	1	0	0	0
1	1	0	1	0
1	1	1	0	0
1	1	1	1	0