APPENDIX 1 – TEST PLAN for Part 1 & 2

Stude	ent Name: Thili	ni Abeywickrama	Student ID: w1830145		
		TEST PLAN fo	or Part 1		
Subn	nit completed t	est plan with your code solution	n		
Test No.	Test Input	Expected Result	Actual Result (or state 'not attempted')	Pass / Fail ('Actual Result' matches 'Expected Result')	
1	Pass = 120 Defer = 0 Fail = 0	'Progress' is displayed	Progress	Pass	
2	Pass = 100 Defer = 20 Fail = 0	'Progress (module trailer)' is displayed	Progress(module trailer)	Pass	
3	Pass = 100 Defer = 0 Fail = 20	'Progress (module trailer)' is displayed	Progress(module trailer)	Pass	
4	Pass = 80 Defer = 20 Fail = 20	'Do not Progress – module retriever' is displayed	Do not progress- module retriever	Pass	
5	Pass = 60 Defer = 40 Fail = 20	'Do not Progress – module retriever' is displayed	Do not progress- module retriever	Pass	
6	Pass = 40 Defer = 40 Fail = 40	'Do not Progress – module retriever' is displayed	Do not progress- module retriever	Pass	
7	Pass = 20 Defer = 40 Fail = 60	'Do not Progress – module retriever' is displayed	Do not progress- module retriever	Pass	
8	Pass = 20 Defer = 20 Fail = 80	'Exclude' is displayed	Exclude	Pass	
9	Pass = 20 Defer = 0 Fail = 100	'Exclude' is displayed	Exclude	Pass	
10	Pass = 0 Defer = 0 Fail = 120	'Exclude' is displayed	Exclude	Pass	
	•	TEST PLAN fo	or Part 2	•	
11	Pass = a	'Integer required' displayed	Integer required	Pass	
12	Pass = 5	'Out of range' displayed	Out of range	Pass	
13	Pass = 100 Defer = 40 Fail = 0	'Total incorrect' displayed	Total incorrect	Pass	

University of Westminster, CS&E: 4COSC001W Coursework Specification

APPENDIX 2 – TEST PLAN for Part 3 & 4 - (Staff Version with Histogram)

Submi	t this completed t	TEST PLAN for Par test plan with your solution code		
Test No.	Test Input	Expected Result	Actual Result (or state 'not attempted')	Pass /
			, , , , ,	Fail
14	Pass = 120 Defer = 0 Fail = 0	'Progress' is displayed	Progress	
15	Pass = 100 Defer = 20 Fail = 0	'Progress (module trailer)' is displayed	Progress (module trailer)	
16	Pass = 100 Defer = 0 Fail = 20	'Progress (module trailer)' is displayed	Progress (module trailer)	
17	Pass = 80 Defer = 20 Fail = 20	'Do not Progress – module retriever' is displayed	Do not Progress – module retriever	
18	Pass = 60 Defer = 20 Fail = 40	'Do not Progress – module retriever' is displayed	Do not Progress – module retriever	
19	Pass = 40 Defer = 80 Fail = 0	'Do not Progress – module retriever' is displayed	Do not Progress – module retriever	
20	Pass = 40 Defer = 40 Fail = 40	'Do not Progress – module retriever' is displayed	Do not Progress – module retriever	
21	Pass = 20 Defer = 20 Fail = 80	'Exclude' is displayed	Exclude	Pass
Disnla	ying Histogram			
22	Enter 'q' to quit	Exits loop	Yes	Pass
23	Exit loop	Progress 1:* Trailer 2:** Retriever 4:**** Excluded 1:*	Progress 1:* Trailer 2:** Retriever 4:**** Excluded 1:*	Pass
		8 outcomes in total.	8 outcomes in total	
	1	TEST PLAN for Par		•
24	Use test data fr	om Part 3 TEST plan 14-21		
25	Enter 'q' to quit / Exit loop	Progress 1 Trailer 2 Retriever 4 Exclude 1 * * * * * * * * *	Progress 1 Trailer 2 Retriever 4 Exclude 1 * * * * * * * * *	Pass
		8 outcomes in total.	8 outcomes in total.	

University of Westminster, CS&E: 4COSC001W Coursework Specification

APPENDIX 3 – TEST PLAN for Part 5

	TEST PLAN for Part 5								
Submit this completed test plan with your solution code									
Test No.	Test Input	Expected Result	Actual Result (or state 'not attempted')	Pass / Fail					
26	Program is run	Progress Progress (module trailer) Progress (module trailer) Do not Progress - module retriever Exclude Exclude Exclude Exclude Progress 1: * Trailing 2: ** Retriever 4: **** Excluded 3: ***	Progress Progress (module trailer) Progress (module trailer) Do not Progress (module retriever) Exclude Exclude Exclude Progress 1:* Trailing 2:** Retriever 4:**** Exclude 3:***	Pass					