HW4: It's Alive

Summer 2021

Thiha Myint

Demo

https://www.youtube.com/watch?v=XW_ZmWWtXjE

Description

The purpose of this lab to write a system Verilog files that do calculation to use on Basys board. The value is to be read from switches and adds 1 to it, then the output on the board shows the expected value as LEDS. The finite state machine is created to write and read value. The otter state is implemented according to the diagram found from lab manual. Then, the branch condition generator, immediate generator and target generator is created from the schematic. After creating required files from the schematic, wrapper files is created to put everything into single file and connected each other. Expected outcome was seen and it was works on the board when put in generate bitstream

Simulation Waveform




Fig: Waveform of LEDS showing SWITCHS +1 value when turn on

Code

`timescale 1ns / 1ps

```
module CU FSM(
    input CLK, INT1, RST,
    input [6:0] CU OPCODE,
    output logic PC WRITE, REG WRITE, MEM WRITE, MEM READ1, MEM READ2
    typedef enum {FETCH, DECODE, WB} STATES;
    STATES NS, PS;
    typedef enum logic [6:0] {
             LUI = 7'b0110111,
             AUIPC = 7'b0010111,
             JAL = 7'b1101111,
JALR = 7'b1100111,
             BRANCH = 7'b1100011,
             LOAD = 7'b0000011,
             STORE = 7'b0100011,
             OP_IMM = 7'b0010011,
OP = 7'b0110011
    } opcode t;
    opcode t OPCODE;
    assign OPCODE = opcode t' (CU OPCODE);
    always ff @ (posedge CLK)
    begin
       if (RST)
          PS <= FETCH;
       else
          PS <= NS;
    end
    always comb
    begin
       PC WRITE = 0; REG WRITE = 0; MEM WRITE = 0; MEM READ1 = 0; MEM READ2
= 0;
       case (PS)
            FETCH:
                PC WRITE = 0; REG WRITE = 0; MEM WRITE = 0; MEM READ1 = 1;
MEM READ2 = 0;
               NS = DECODE;
            end
            DECODE:
            begin
                case (CU OPCODE)
                    LUI:
                    begin
                        PC WRITE = 1; REG WRITE = 1; MEM WRITE = 0; MEM READ1
= 0;
                        MEM READ2 = 0; NS = FETCH;
```

```
end
                    AUIPC:
                    begin
                       PC WRITE = 1; REG WRITE = 1; MEM WRITE = 0; MEM READ1
= 0;
                       MEM READ2 = 0; NS = FETCH;
                    end
                    JAT.:
                    begin
                       PC WRITE = 1; REG WRITE = 1; MEM WRITE = 0; MEM READ1
= 0;
                       MEM READ2 = 0; NS = FETCH;
                    end
                    JALR:
                    begin
                       PC WRITE = 1; REG WRITE = 1; MEM WRITE = 0; MEM READ1
= 0;
                       MEM READ2 = 0; NS = FETCH;
                    end
                    BRANCH:
                    begin
                       PC WRITE = 1; REG WRITE = 0; MEM WRITE = 0; MEM READ1
= 0;
                       MEM READ2 = 0; NS = FETCH;
                    end
                    LOAD:
                    begin
                       PC WRITE = 0; REG WRITE = 0; MEM WRITE = 0; MEM READ1
= 0;
                      MEM READ2 = 1; NS = WB;
                    end
                    STORE:
                    begin
                       PC WRITE = 1; REG WRITE = 0; MEM WRITE = 1; MEM READ1
= 0;
                       MEM READ2 = 0; NS = FETCH;
                    end
                    OP IMM:
                    begin
                       PC WRITE = 1; REG WRITE = 1; MEM WRITE = 0; MEM READ1
= 0;
                       MEM READ2 = 0; NS = FETCH;
                    end
                    OP:
                    begin
                       PC WRITE = 1; REG WRITE = 1; MEM WRITE = 0; MEM READ1
= 0;
                       MEM READ2 = 0; NS = FETCH;
                    end
                    default:
                    begin
                     PC WRITE = 1; REG WRITE = 1; MEM WRITE = 0; MEM READ1
= 0; MEM READ2 = 0; NS = \overline{\text{FETCH}};
                    end
                endcase
            end
            WB:
```

Summer 2021

```
begin
```

`timescale 1ns / 1ps

```
module OTTER MCU (
    input CLK, RST, INTR,
    input [31:0] IOBUS IN,
    output logic IOBUS WR,
    output logic [31:0] IOBUS_OUT, IOBUS_ADDR
//----INTERNAL WIRES&REGS-----
   wire pcWrite, regWrite, memWrite, memRead1, memRead2;
   wire alu srcA;
   wire [3:\overline{0}] alu fun;
   wire [1:0] alu srcB, pcSource, rf wr sel;
   wire [31:0] pc_4, pc_in, pc_out;
   wire [31:0] ir;
   wire [4:0] rd addr, rs1 addr, rs2 addr;
   wire [31:0] rd, rs1, rs2;
   wire [6:0] opcode;
   wire [2:0] func3;
   wire [6:0] func7;
   wire [31:0] Itype, Utype, Stype, Btype, Jtype;
   wire [31:0] jalr, branch, jal;
   wire br eq, br lt, br ltu;
   wire [31:0] alu arg1, alu arg2, alu out;
    wire [31:0] mem_out, CSRreg;
//----
//----CONTROL PATH-----
    CU FSM OTTER FSM (
    .INT1(INTR),
    .RST(RST),
    .CU OPCODE (opcode),
    .PC WRITE (pcWrite),
    .REG WRITE (regWrite),
    .MEM WRITE (memWrite),
    .MEM READ2 (memRead2),
    .MEM READ1 (memRead1),
    .CLK(CLK));
    CUDecoder OTTER Decoder(
    .BR EQ(br eq),
    .BR_LT(br_lt),
    .BR_LTU(br_ltu),
    .CU OPCODE (opcode),
```

```
.FUNC3(func3),
    .FUNC7 (func7),
    .ALU FUN(alu fun),
    .ALU SRCA(alu srcA),
    .ALU SRCB(alu srcB),
    .PC SOURCE (pcSource),
    .RF WR SEL(rf wr sel) );
//----
//----DATA PATH-----
   Mux4 1 PC MUX(
   .ZERO(pc 4),
                                       //---
   .ONE(jalr),
                                      //---
   .TWO (branch),
    .THREE(jal),
    .SEL (pcSource),
    .MUX_OUT(pc_in));
   PC myPC (
    .CLK (CLK),
    .RESET (RST),
    .PC WRITE (pcWrite),
    .DIN (pc in),
    .DOUT (pc out));
   OTTER mem byte MEM (
    .MEM ADDR1 (pc out),
    .MEM ADDR2 (alu out),
    .MEM READ1 (memRead1),
    .MEM READ2 (memRead2),
    .MEM WRITE2 (memWrite),
    .MEM DOUT1(ir),
    .MEM DOUT2 (mem out),
    .MEM CLK (CLK),
    .MEM DIN2(rs2),
    .MEM SIZE(ir[13:12]),
    .IO WR (IOBUS WR),
    .IO IN(IOBUS IN),
    .MEM SIGN(ir[14]));
   IMMEDGen IMM GEN (
    .ir(ir),
    .Itype(Itype),
    .Utype (Utype),
    .Stype(Stype),
    .Btype (Btype),
    .Jtype(Jtype));
   Mux4 1 REG RD(
    .ZERO (pc 4),
                                          //---
    .ONE (CSRreg),
                                          //---
    .TWO (mem out),
                                           //---
    .THREE (alu out),
    .SEL(rf wr sel),
    .MUX OUT(rd));
```

RegisterFile REG FILE(

```
.ADR1(rs1 addr),
    .ADR2 (rs2 addr),
    .WA (rd addr),
    .EN (regWrite),
    .WD(rd),
    .RS1(rs1),
    .RS2(rs2),
    .CLK(CLK));
    Mux4 1 ALU ARG1 (
    .ZERO(rs1),
                                          //---
    .ONE (Utype),
                                           //---
    .TWO(32'b0),
    .THREE (32'b0),
                                           //---
    .SEL({1'b0,alu_srcA}),
    .MUX OUT(alu_arg1));
    Mux4 1 ALU ARG2 (
    .ZERO(rs2),
                                           //---
    .ONE (Itype),
                                          //---
    .TWO (Stype),
    .THREE (pc out),
                                           //---
    .SEL(alu srcB),
    .MUX OUT(alu arg2));
  ALU OTTER ALU (
   .A(alu arg1),
   .B(alu arg2),
   .ALU FUN(alu fun),
   .ALU OUT(alu out));
//----COMBINATIONAL LOGIC-----
    assign pc 4 = pc out + 4;
    assign rd addr = ir[11:7];
    assign rs\overline{1} addr = ir[19:15];
    assign rs2 addr = ir[24:20];
    assign opcode = ir[6:0];
    assign func3 = ir[14:12];
    assign func7 = ir[31:25];
    assign jalr = rs1 + Itype;
    assign jal = pc out + Jtype;
    assign branch = pc_out + Btype;
assign br_eq = (rs1 == rs2) ? 1:0;
    assign br_lt = ($signed(rs1) < $signed(rs2)) ? 1:0;</pre>
    assign br ltu = (rs1 < rs2) ? 1:0;
    assign IOBUS OUT = rs2;
    assign CSRreg = 32'b0;
    assign IOBUS ADDR = alu out;
Endmodule
```

Thiha Myint Hardware 4 **CPE 233** Summer 2021

```
module IMMEDGen (
   input [31:0] ir,
    output logic [31:0] Itype, Utype, Stype, Jtype, Btype
   ) ;
   always comb
   begin
   Itype = { \{21\{ir[31]\}\}, ir[30:20]\};
   Stype = { \{21\{ir[31]\}\}, ir[30:25], ir[11:8], ir[7]\};
   Btype = { \{19\{ir[31]\}\}, ir[7], ir[30:25], ir[11:8], 1'b0\};
   Jtype = { {12{ir[31]}}, ir[19:12], ir[20], ir[30:25], ir[24:21], 1'b0};
   end
endmodule
```

Sim File

```
`timescale 1ns / 1ps
```

```
module OTTER_TB;
    reg CLK;
    reg BTNL;
    reg BTNC;
    reg [15:0] SWITCHES;
    wire [15:0] LEDS;
    wire [7:0] CATHODES;
    wire [3:0] ANODES;
    OTTER Wrapper DUT(.*);
    initial begin CLK = 1'b0; forever #10 CLK=~CLK; end
    initial begin
        BTNC = 1'b1;
        BTNL = 1'b0;
        SWITCHES = 16'd9;
           repeat(20)@(posedge CLK);
           BTNC = 1'b0;
           repeat(80)@(posedge CLK);
        SWITCHES = 16'd2;
        repeat(80)@(posedge CLK);
        SWITCHES = 16'd6;
        repeat (80)@(posedge CLK);
        SWITCHES = 16'd13;
        repeat(80)@(posedge CLK);
            $finish;
    end
```

endmodule