HW6: Interrupts

Summer 2021

Thiha Myint

Demo

https://youtu.be/DSf69JN578Y

Description

This lab implements the interrupt architecture on the OTTER MCU and make sure every time the button on the Basys Board is pressed the seven-segment display show the increment number from 0 to 49. We add the interrupt state in the control unit FSM and add the SYSTEM opcode to opcode enum. Then, update the execute state to assert the appropriate control signals for the system instructions. We also update the decoder to have additional input and output that able to decode and handle the instructions.

Waveform




Fig: Counter after implements interrupts

Code

```
module CUDecoder(
    input BR_EQ, BR_LT, BR_LTU,
    input [2:0] FUNC3,
    input [6:0] FUNC7, CU_OPCODE,
    output logic ALU_SRCA,
    output logic [1:0] ALU_SRCB, PC_SOURCE, RF_WR_SEL,
    output logic [3:0] ALU_FUN
    );
    //create enum datatype for opcode so it can be referenced with the name,
not bit
    typedef enum logic [6:0] {
```

```
Summer 2021
```

```
LUI = 7'b0110111,
        AUIPC = 7'b0010111,
        JAL = 7'b1101111,
JALR = 7'b1100111,
        BRANCH = 7'b1100011,
        LOAD = 7'b0000011,
        STORE = 7'b0100011,
        OP IMM = 7'b0010011,
        OP = 7'b0110011
    } opcode t;
    opcode t OPCODE;
    assign OPCODE = opcode t' (CU OPCODE);
    always_comb
    begin
        ALU FUN = 0; ALU SRCA = 0; ALU SRCB = 0; PC SOURCE = 0; RF WR SEL =
0;
        case (CU OPCODE)
            LUI:
            begin
                ALU FUN = 9; ALU SRCA = 1; ALU SRCB = 0; PC SOURCE = 0;
RF WR SEL = 3;
            end
            AUIPC:
            begin
                ALU FUN = 0; ALU SRCA = 1; ALU SRCB = 3; PC SOURCE = 0;
RF WR SEL = 3;
            end
            JAL:
                ALU FUN = 0; ALU SRCA = 0; ALU SRCB = 0; PC SOURCE = 3;
RF WR SEL = 0;
            end
            JALR:
            begin
                ALU FUN = 0; ALU SRCA = 0; ALU SRCB = 0; PC SOURCE = 1;
RF WR SEL = 0;
            end
            BRANCH:
            begin
                if ((FUNC3 == 3'b000) && (BR EQ == 1))
                    PC SOURCE = 2;
                else if (FUNC3 == 3'b001 \&\& BR EQ == 0)
                    PC SOURCE = 2;
                else if (FUNC3 == 3'b100 && BR LT == 1)
                    PC SOURCE = 2;
                    //BGE
                else if((FUNC3 == 3'b101) && ((BR_LT == 0) || (BR_EQ == 1)))
                    PC SOURCE = 2;
                else if ((FUNC3 == 3'b110) && (BR LTU == 1))
                    PC SOURCE = 2;
                    //BGEU
```

```
else if((FUNC3 == 3'b111) && ((BR LTU == 0) || (BR EQ == 1)))
                    PC SOURCE = 2;
                else
                    PC SOURCE = 0;
            end
            LOAD:
            begin
                ALU FUN = 0; ALU SRCA = 0; ALU SRCB = 1; PC SOURCE = 0;
RF WR SEL = 2;
            end
            STORE:
            begin
                ALU FUN = 0; ALU SRCA = 0; ALU SRCB = 2; PC SOURCE = 0;
RF WR SEL = 0;
            end
            OP IMM:
            begin
                ALU SRCA = 0; ALU SRCB = 1; PC SOURCE = 0; RF WR SEL = 3;
                if (FUNC3 == 3'b101)
                //is the 2nd to most signifigant bit 5 or 1?
                    ALU FUN = \{FUNC7[5], FUNC3\};
                else
                    ALU FUN = \{1'b0, FUNC3\};
            end
            OP:
            begin
            //again, is it func7[5] or func7[1]
                ALU_FUN = {FUNC7[5], FUNC3}; ALU_SRCA = 0; ALU_SRCB = 0;
PC SOURCE = 0; RF \overline{WR} SEL = 3;
            end
            default:
            begin
                ALU FUN = 0; ALU SRCA = 0; ALU SRCB = 0; PC SOURCE = 0;
RF WR SEL = 0;
            end
        endcase
    end
endmodule
module CU FSM (
    input CLK, INT1, RST,
    input [6:0] CU OPCODE,
    output logic PC WRITE, REG WRITE, MEM WRITE, MEM READ1, MEM READ2
    ) ;
    typedef enum {FETCH, DECODE, WB} STATES;
     STATES NS, PS;
     typedef enum logic [6:0]
```

LUI = 7'b0110111,

```
Summer 2021
```

```
AUIPC = 7'b0010111,
             JAL = 7'b1101111,
JALR = 7'b1100111,
             BRANCH = 7'b1100011,
             LOAD = 7'b0000011,
             STORE = 7'b0100011,
             OP IMM = 7'b0010011,
             OP = 7'b0110011
    } opcode t;
    opcode t OPCODE;
    assign OPCODE = opcode t' (CU OPCODE);
    always_ff @ (posedge CLK)
    begin
       if (RST)
          PS <= FETCH;
          PS <= NS;
    end
    always comb
    begin
       PC WRITE = 0; REG WRITE = 0; MEM WRITE = 0; MEM READ1 = 0; MEM READ2
= 0;
       case (PS)
            FETCH:
            begin
                PC WRITE = 0; REG WRITE = 0; MEM WRITE = 0; MEM READ1 = 1;
MEM READ2 = 0;
               NS = DECODE;
            end
            DECODE:
            begin
                case (CU OPCODE)
                   LUI:
                    begin
                       PC WRITE = 1; REG WRITE = 1; MEM WRITE = 0; MEM READ1
= 0;
                        MEM READ2 = 0; NS = FETCH;
                    end
                    AUIPC:
                    begin
                        PC WRITE = 1; REG WRITE = 1; MEM WRITE = 0; MEM READ1
= 0;
                        MEM READ2 = 0; NS = FETCH;
                    end
                    JAL:
                    begin
                       PC WRITE = 1; REG WRITE = 1; MEM WRITE = 0; MEM READ1
= 0;
                       MEM READ2 = 0; NS = FETCH;
                    end
                    JALR:
                    begin
```

```
Hardware 6
Thiha Myint
                                                                    Summer 2021
                       PC WRITE = 1; REG WRITE = 1; MEM WRITE = 0; MEM READ1
= 0;
                       MEM READ2 = 0; NS = FETCH;
                    end
                    BRANCH:
                   begin
                       PC WRITE = 1; REG WRITE = 0; MEM WRITE = 0; MEM READ1
= 0;
                      MEM READ2 = 0; NS = FETCH;
                    end
                    LOAD:
                   begin
                      PC WRITE = 0; REG WRITE = 0; MEM WRITE = 0; MEM READ1
= 0;
                      MEM READ2 = 1; NS = WB;
                    end
                    STORE:
                   begin
                       PC WRITE = 1; REG WRITE = 0; MEM WRITE = 1; MEM READ1
= 0;
                      MEM READ2 = 0; NS = FETCH;
                    end
                    OP IMM:
                   begin
                      PC WRITE = 1; REG WRITE = 1; MEM WRITE = 0; MEM READ1
= 0;
                      MEM READ2 = 0; NS = FETCH;
                    end
                    OP:
                   begin
                      PC WRITE = 1; REG WRITE = 1; MEM WRITE = 0; MEM READ1
= 0;
                      MEM READ2 = 0; NS = FETCH;
                    end
                    default:
                   begin
                     PC WRITE = 1; REG WRITE = 1; MEM WRITE = 0; MEM READ1
= 0; MEM READ2 = 0; NS = FETCH;
                   end
                endcase
            end
            WB:
            begin
              PC WRITE = 1; REG WRITE = 1; MEM WRITE = 0; MEM READ1 = 0;
MEM READ2 = 0;
               NS = FETCH;
            end
```

end endmodule

endcase

default:

NS = FETCH;

```
input RST,
             input INT TAKEN,
             input [11:0] ADDR,
             input [31:0] PC,
             input [31:0] WD,
             input WR EN,
             output logic [31:0] RD,
             output logic [31:0] CSR MEPC=0, //return ADDRess after handling
trap-interrupt
             output logic [31:0] CSR MTVEC=0, //trap handler ADDRess
             output logic CSR MIE = 0 //interrupt enable register
    );
     // CSR ADDResses
     typedef enum logic [11:0] {
         MIE = 12'h304,

MTVEC = 12'h305,

MEPC = 12'h341
     } csr t;
     always ff @ (posedge CLK)
    begin
         if(RST) begin
              CSR_MTVEC <= 0;
              CSR MEPC <= 0;
              CSR MIE <= 1'b0;
         end
         if (WR EN)
              case (ADDR)
                  MTVEC: CSR_MTVEC <= WD; // where to go on interrupt
MEPC: CSR_MEPC <= WD; // return ADDRess set by haRDware
MIE: CSR_MIE <= WD[0]; // enable interrupts
              endcase
          if(INT TAKEN)
          begin
             CSR MEPC <= PC;
          end
    end
     always comb
        case (ADDR)
              MTVEC: RD = CSR MTVEC;
              MEPC: RD = CSR_MEPC;
MIE: RD = { {31{1'b0}}, CSR_MIE};
              default:RD = 32'd0;
        endcase
endmodule
```

```
module OTTER_MCU(
    input CLK, RST, INTR,
    input [31:0] IOBUS_IN,
    output logic IOBUS_WR,
    output logic [31:0] IOBUS OUT, IOBUS ADDR
```

```
);
//----INTERNAL WIRES&REGS-----
   wire pcWrite, regWrite, memWrite, memRead1, memRead2;
   wire alu srcA;
   wire [3:\overline{0}] alu fun;
   wire [1:0] alu srcB, pcSource, rf wr sel;
   wire [31:0] pc_4, pc_in, pc_out;
   wire [31:0] ir;
   wire [4:0] rd addr, rs1 addr, rs2 addr;
   wire [31:0] rd, rs1, rs2;
   wire [6:0] opcode;
   wire [2:0] func3;
   wire [6:0] func7;
   wire [31:0] Itype, Utype, Stype, Btype, Jtype;
   wire [31:0] jalr, branch, jal;
   wire br_eq, br_lt, br_ltu;
   wire [31:0] alu arg1, alu arg2, alu out;
   wire [31:0] mem out, CSRreg;
//----
//----CONTROL PATH-----
   CU FSM OTTER FSM (
   .INT1 (INTR),
   .RST (RST),
   .CU OPCODE (opcode),
   .PC WRITE (pcWrite),
   .REG WRITE (regWrite),
   .MEM WRITE (memWrite),
   .MEM READ2 (memRead2),
   .MEM READ1 (memRead1),
   .CLK(CLK));
   CUDecoder OTTER Decoder(
   .BR EQ(br eq),
   .BR LT(br lt),
   .BR LTU(br ltu),
   .CU OPCODE (opcode),
   .FUNC3 (func3),
   .FUNC7 (func7),
   .ALU FUN(alu fun),
   .ALU SRCA(alu srcA),
   .ALU SRCB (alu srcB),
   .PC SOURCE (pcSource),
    .RF WR SEL(rf wr sel) );
//----
//----DATA PATH-----
   Mux4 1 PC MUX(
   .ZERO (pc 4),
                                      //---
   .ONE(jalr),
                                        //---
   .TWO (branch),
                                      //---
   .THREE (jal),
   .SEL (pcSource),
   .MUX OUT (pc in));
   PC myPC (
   .CLK (CLK),
   .RESET (RST),
```

```
.PC WRITE (pcWrite),
.DIN (pc in),
.DOUT (pc out));
OTTER mem byte MEM (
.MEM ADDR1 (pc out),
.MEM ADDR2 (alu out),
.MEM READ1 (memRead1),
.MEM READ2 (memRead2),
.MEM WRITE2 (memWrite),
.MEM DOUT1(ir),
.MEM DOUT2 (mem out),
.MEM CLK (CLK),
.MEM_DIN2(rs2),
.MEM_SIZE(ir[13:12]),
.IO WR (IOBUS WR),
.IO IN(IOBUS IN),
.MEM SIGN(ir[14]));
IMMEDGen IMM GEN(
.ir(ir),
.Itype(Itype),
.Utype (Utype),
.Stype (Stype),
.Btype(Btype),
.Jtype(Jtype));
Mux4 1 REG RD(
.ZERO(pc 4),
                                         //---
.ONE (CSRreg),
                                         //---
.TWO (mem out),
                                          //---
.THREE(alu_out),
.SEL(rf wr sel),
.MUX OUT(rd));
RegisterFile REG FILE(
.ADR1(rs1 addr),
.ADR2(rs2 addr),
.WA(rd addr),
.EN(regWrite),
.WD(rd),
.RS1(rs1),
.RS2(rs2),
.CLK(CLK));
Mux4 1 ALU ARG1(
.ZERO(rs1),
                                        //---
.ONE (Utype),
                                        //---
.TWO(32'b0),
                                        //---
.THREE (32 b0),
.SEL({1'b0,alu srcA}),
.MUX OUT(alu arg1));
Mux4 1 ALU ARG2 (
.ZERO(rs2),
                                        //---
.ONE (Itype),
                                        //---
.TWO (Stype),
```

```
Summer 2021
```

```
//---
    .THREE (pc out),
    .SEL(alu srcB),
    .MUX OUT(alu arg2));
  ALU OTTER ALU (
   .A(alu arg1),
   .B(alu arg2),
   .ALU FUN(alu fun),
   .ALU OUT(alu out));
//----
//----COMBINATIONAL LOGIC-----
    assign pc 4 = pc out + 4;
    assign rd addr = ir[11:7];
    assign rs1 addr = ir[19:15];
    assign rs2_addr = ir[24:20];
    assign opcode = ir[6:0];
    assign func3 = ir[14:12];
    assign func7 = ir[31:25];
    assign jalr = rs1 + Itype;
    assign jal = pc out + Jtype;
    assign branch = pc out + Btype;
    assign br_eq = (rs\overline{1} == rs2) ? 1:0;
    assign br_lt = ($signed(rs1) < $signed(rs2)) ? 1:0;
assign br_ltu = (rs1 < rs2) ? 1:0;</pre>
    assign IOBUS OUT = rs2;
    assign CSRreg = 32'b0;
    assign IOBUS ADDR = alu out;
//----
endmodule
module MUX8 1(
    input [2:0] SEL,
    input [31:0] ZERO, ONE, TWO, THREE, FOUR, FIVE, SIX,
    input [31:0] SEVEN,
    output logic [31:0] MUXOUT
    );
    always comb
        begin
            case (SEL)
                3'b00: MUXOUT <= ZERO;
                3'b001: MUXOUT <= ONE;
                3'b010: MUXOUT <= TWO;
                3'b011: MUXOUT <= THREE;
                3'b100: MUXOUT <= FOUR;
                3'b101: MUXOUT <= FIVE;
                3'b110: MUXOUT <= SIX;
                3'b111: MUXOUT <= SEVEN;
                default: MUXOUT = ZERO;
            endcase
        end
```

endmodule