

Code for Hardware 3

`timescale 1ns / 1ps

```
module CUDecoder (
    input BR EQ, BR LT, BR LTU,
    input [2:0] FUNC3,
    input [6:0] FUNC7, CU OPCODE,
    output logic ALU SRCA,
    output logic [1:0] ALU_SRCB, PC_SOURCE, RF_WR_SEL,
    output logic [3:0] ALU FUN
    ) ;
    //create enum datatype for opcode so it can be referenced with the name,
not bit
    typedef enum logic [6:0]
        LUI = 7'b0110111,
        AUIPC = 7'b0010111,
       JAL = 7'b1101111,
JALR = 7'b1100111,
       BRANCH = 7'b1100011,
       LOAD = 7'b0000011,
        STORE = 7'b0100011,
        OP IMM = 7'b0010011,
        OP = 7'b0110011
    } opcode t;
    opcode t OPCODE;
    assign OPCODE = opcode t' (CU OPCODE);
    always comb
   begin
        ALU FUN = 0; ALU SRCA = 0; ALU SRCB = 0; PC SOURCE = 0; RF WR SEL =
0;
        case (CU OPCODE)
            LUI:
            begin
                ALU FUN = 9; ALU SRCA = 1; ALU SRCB = 0; PC SOURCE = 0;
RF_WR_SEL = 3;
            end
            AUIPC:
            begin
                ALU FUN = 0; ALU SRCA = 1; ALU SRCB = 3; PC SOURCE = 0;
RF WR SEL = 3;
            end
            JAL:
            begin
                ALU FUN = 0; ALU SRCA = 0; ALU SRCB = 0; PC SOURCE = 3;
RF WR SEL = 0;
            end
            JALR:
            begin
                ALU FUN = 0; ALU SRCA = 0; ALU SRCB = 0; PC SOURCE = 1;
RF WR SEL = 0;
```

```
BRANCH:
            begin
                if((FUNC3 == 3'b000) && (BR EQ == 1))
                    PC SOURCE = 2;
                else if (FUNC3 == 3'b001 \&\& BR EQ == 0)
                    PC SOURCE = 2;
                else if (FUNC3 == 3'b100 && BR LT == 1)
                    PC SOURCE = 2;
                    //BGE
                else if((FUNC3 == 3'b101) && ((BR LT == 0) || (BR EQ == 1)))
                    PC SOURCE = 2;
                else if ((FUNC3 == 3'b110) && (BR LTU == 1))
                    PC SOURCE = 2;
                    //BGEU
                else if((FUNC3 == 3'b111) && ((BR LTU == 0) || (BR EQ == 1)))
                    PC SOURCE = 2;
                else
                    PC SOURCE = 0;
            end
            LOAD:
            begin
                ALU FUN = 0; ALU SRCA = 0; ALU SRCB = 1; PC SOURCE = 0;
RF WR SEL = 2;
            end
            STORE:
            begin
                ALU_FUN = 0; ALU_SRCA = 0; ALU SRCB = 2; PC SOURCE = 0;
RF WR SEL = 0;
            end
            OP IMM:
            begin
                ALU SRCA = 0; ALU SRCB = 1; PC SOURCE = 0; RF WR SEL = 3;
                if (FUNC3 == 3'b101)
                //is the 2nd to most signifigant bit 5 or 1?
                    ALU FUN = \{FUNC7[5], FUNC3\};
                    ALU FUN = \{1'b0, FUNC3\};
            end
            OP:
            begin
            //again, is it func7[5] or func7[1]
                ALU_FUN = {FUNC7[5], FUNC3}; ALU_SRCA = 0; ALU_SRCB = 0;
PC SOURCE = 0; RF WR SEL = 3;
            end
            default:
            begin
                ALU FUN = 0; ALU SRCA = 0; ALU SRCB = 0; PC SOURCE = 0;
RF WR SEL = 0;
            end
        endcase
```

end

`timescale lns / lps

```
module OTTER MCU(
    input CLK, RST, INTR,
    input [31:0] IOBUS IN,
    output logic IOBUS WR,
    output logic [31:0] IOBUS OUT, IOBUS ADDR
    ) ;
    //PC
    logic [31:0] pc in;
    logic PC_WRITE;
    //PC Mux
    logic [31:0] JUMP, BRANCH, JALR, pc 4;
    logic [1:0] PC_SOURCE;
    //REG mux
    logic [1:0] rf wr sel;
    logic [31:0] dout2;
    //REG file
    logic [31:0] regWd;
    logic regWrite;
    //MEM
    logic [31:0] ir;
    logic [31:0] addr1, addr2;
    logic memRead1, memRead2, memWrite;
    //AluMUX A
    logic [31:0] rs1;
    logic alu_srcA;
    //AluMux B
    logic [31:0] rs2;
    logic [1:0] alu srcB;
    //ALU
    logic [3:0] alu fun;
    logic [31:0] aluA, aluB;
    //CU Decoder
    logic br_eq, br_lt, br_ltu;
    //Immedgen types
    logic [31:0] Jtype, Btype, Utype, Itype, Stype;
    //unconnected
    logic [31:0] csrreg;
    //PC MUX
```

```
Mux4 1 pc mux(
.ZERO (pc \frac{1}{4}),
.ONE (JALR),
.TWO (BRANCH),
.THREE (JUMP),
.SEL (PC SOURCE),
.MUX OUT (pc in));
//PC
PC myPC (
.CLK (CLK),
.RESET (RESET),
.PC WRITE (PC WRITE),
.DIN(pc_in),
.DOUT (addr1));
assign pc4 = addr1 + 4;
//MEM
OTTER mem byte MEM (
.MEM ADDR1 (addr1),
.MEM ADDR2 (addr2),
.MEM READ1 (memRead1),
.MEM READ2 (memRead2),
.MEM WRITE2 (memWrite),
.MEM DOUT1(ir),
.MEM DOUT2 (dout2),
.MEM CLK (CLK),
.MEM DIN2(rs2),
.MEM SIZE(ir[13:12]),
.IO_WR(IOBUS_WR),
.IO_IN(IOBUS_IN),
.MEM_SIGN(ir[14]) );
//Reg mux
Mux4 1 REG MUX(
ZERO(pc4),
.ONE (csrreg),
.TWO (dout2),
.THREE (addr2),
.SEL (rf wr sel),
.MUX_OUT(regWd) );
//Register
RegisterFile REG FILE (
.ADR1(ir[19:15]),
.ADR2(ir[24:20]),
.WA(ir[11:7]),
.EN(regWrite) ,
.WD (regWd),
.RS1(rs1),
.RS2(rs2),
.CLK(CLK));
//alu 2:1 mux
always comb
begin
```

```
if (alu srcA)
          aluA= Utype;
          aluA = rs1;
  end
//ALU MUX
Mux4 1 ALUMUX(
 .ZERO(rs2),
 .ONE(Itype),
.TWO(Stype),
.THREE (addr1),
.SEL(alu srcB),
.MUX_OUT(aluB) );
//ALU
ALU ALU(
.A(aluA),
.B(aluB),
.ALU FUN(alu fun),
.ALU OUT (addr2) );
 //DECODER
CUDecoder CU_Decoder(
.BR_EQ(br_eq),
.BR LT (br lt),
.BR LTU(br ltu),
.CU OPCODE(ir[6:0]),
.FUNC3(ir[14:12]),
 .FUNC7(ir[31:25]),
 .ALU_FUN(alu_fun),
 .ALU_SRCA(alu_srcA),
 .ALU SRCB(alu srcB),
 .PC SOURCE (pc_source),
 .RF_WR_SEL(rf_wr_sel) );
```

endmodule