HW5: Test All

Summer 2021

Thiha Myint

Demo

https://youtu.be/xBi6JQqSB-0

Description

This lab tests all the instructions with several tests from the file given in lab manual. The final simulation is expected to show the value from 0 to 25 in consecutive order on the seven segment Basys board. After play around program counter, the value are shown on board and restart when the seven segment has reached 24.

Waveform




Fig – Waveform consecutively showing the value from 0 to 24 when sliding through

Code

endmodule

```
`timescale | 1ns / 1ps
module OTTER TB;
    reg CLK;
    reg BTNL;
    reg BTNC;
    reg [15:0] SWITCHES;
    wire [15:0] LEDS;
    wire [7:0] CATHODES;
    wire [3:0] ANODES;
    OTTER Wrapper DUT(.*);
    initial begin CLK = 1'b0; forever #10 CLK=~CLK; end
    initial begin
       BTNC = 1'b1;
        BTNL = 1'b0;
        SWITCHES = 16'd0;
           repeat (20)@(posedge CLK);
            BTNC = 1'b0;
           repeat (30000) @ (posedge CLK);
            $finish;
    end
```

```
module SevSegDisp(
    input CLK,
    input MODE,
    input [15:0] DATA IN,
    output [7:0] CATHODES,
    output [3:0] ANODES
    ) ;
    logic [15:0] BCD Val;
    logic [15:0] Hex Val;
    BCD BCDMod (.HEX(DATA IN), .THOUSANDS(BCD Val[15:12]),
                .HUNDREDS (BCD Val[11:8]), .TENS (BCD_Val[7:4]),
                .ONES(BCD Val[3:0]));
    CathodeDriver CathMod (.HEX(Hex_Val), .CLK(CLK), .CATHODES(CATHODES),
                             .ANODES (ANODES));
    // MUX to switch between HEX and BCD input
    always comb begin
        if (MODE == 1'b1)
```

```
Summer 2021
```

```
Hex_Val = BCD_Val;
else
     Hex_Val = DATA_IN;
end
```

endmodule

```
module OTTER Wrapper (
  input CLK,
  input BTNL,
  input BTNC,
  input [15:0] SWITCHES,
  output logic [15:0] LEDS,
  output [7:0] CATHODES,
  output [3:0] ANODES
  );
   // INPUT PORT IDS
// Right now, the only possible inputs are the switches
   // In future labs you can add more MMIO, and you'll have
   // to add constants here for the mux below
   localparam SWITCHES AD = 32'h11000000;
   // OUTPUT PORT IDS
// In future labs you can add more MMIO
   // Signals for connecting OTTER MCU to OTTER wrapper
logic s interrupt, btn int;
  logic s reset, s load;
  logic sclk;// = 1'b0;
  reg sevenSegCLK;
  reg [2:0] sevenSegCounter;
  logic [15:0] r SSEG;// = 16'h0000;
  logic [31:0] IOBUS out, IOBUS in, IOBUS addr;
  logic IOBUS wr;
  assign s interrupt = btn int;
   // Declare OTTER CPU
OTTER MCU MCU (.RST(s reset),.INTR(s interrupt), .CLK(sclk),
.IOBUS OUT(IOBUS out),.IOBUS IN(IOBUS in),.IOBUS ADDR(IOBUS addr),.IOBUS WR(I
OBUS wr));
```

```
SevSegDisp SSG DISP (.DATA IN(r SSEG), .CLK(CLK), .MODE(1'b0),
                    .CATHODES (CATHODES) , .ANODES (ANODES));
  debounce one shot DB(.CLK(sclk), .BTN(BTNL), .DB BTN(btn int));
  clk div clkDIv(CLK, sclk);
  assign s reset = BTNC;
    // Connect Board peripherals (Memory Mapped IO devices) to IOBUS
always ff @ (posedge sclk)
   begin
      if(IOBUS wr)
          case(IOBUS addr)
             LEDS AD: LEDS <= IOBUS out;
             SSEG AD: r SSEG <= IOBUS out[15:0];</pre>
          endcase
   end
   always comb
   begin
       IOBUS in=32'b0;
      case(IOBUS addr)
          SWITCHES_AD: IOBUS_in[15:0] = SWITCHES;
          default: IOBUS in=32'b0;
      endcase
   end
   initial begin
      sevenSegCLK = 1'b0;
      sevenSegCounter = 3'b0;
   end
   always@(posedge CLK) begin
       if(IOBUS addr == SSEG AD)
          sevenSegCLK <= 1'b1;</pre>
      if (sevenSegCLK)
          sevenSegCounter <= sevenSegCounter +1;</pre>
       if(sevenSegCounter == 3'b111) begin
          sevenSegCLK <= 1'b0;</pre>
          sevenSegCounter <= 3'b0;</pre>
       end
   end
  endmodule
```