```
// Design: synchronous d-flip-flop w/ enable
                                                                    virtual function void end of elaboration phase (uvm phase phase);
module my_dut (input clk, reset, d, enable, output q);
                                                                     super.end_of_elaboration_phase(phase);
                                                                     uvm_top.print_topology();
 reg greg;
 always @(posedge clk)
                                                                    endfunction
 if (reset) qreg \ll 1'b0;
                                                                    virtual task run_phase(uvm_phase phase);
 else if (enable) greg <= d;
                                                                     my_sequence m_sequence = my_sequence::type_id::
  else greg <= greg;
                                                                                            create("m_sequence");
 assign q = qreg;
                                                                     phase.raise_objection(this);
endmodule
                                                                     m_sequence.start(m_env.m_agent.m_sequencer);
                                                                     phase.drop objection(this);
                                                                    endtask
module tb top;
 import my pkg::*;
                                                                   endclass
 'include "test lib.sv"
 bit clk, reset, d, enable, q, qbar;
                                                                   interface my if;
 my if vif();
                                                                    bit reset, clk, d, enable, q;
 my dut dut (.clk(vif.clk), .reset(vif.reset), .d(vif.d),
                                                                    m reset: assert property (@(posedge clk) reset |=> !q);
                         .enable(vif.enable), .q(vif.q));
                                                                    property p enable;
 always #5 vif.clk = ~vif.clk:
                                                                     bit d prev, q prev, enable prev;
                                                                     @(posedge clk) (enable & !reset, d prev = d)|=>(q == d prev);
 initial vif.clk = 1'b0:
 initial begin
                                                                    endproperty
 uvm_config_db#(virtual my_if)::set(null, "*", "vif", vif);
                                                                    m_enable: assert property (p_enable);
 run_test("my_base_test");
                                                                    c_enable: cover property (p_enable);
 end
                                                                   endinterface
 initial begin
  $dumpfile ("dump. vcd");
                                                                   class my_env extends uvm_env;
  $dumpvars(0, tb top);
                                                                    'uvm_component_utils(my_env)
                                                                    my_agent m_agent;
 end
                                                                    my_scoreboard m_scrb;
endmodule
                                                                    my coverage m cov;
                                                                    uvm analysis port #(my item) m port;
class my_base_test extends uvm_test;
                                                                    function new(string name="my_env", uvm_component parent);
 'uvm_component_utils(my_base_test)
                                                                     super.new(name, parent);
 my env m env;
 function new(string name="my base test", uvm component parent); endfunction
  super.new(name, parent);
                                                                    virtual function void build phase (uvm phase phase);
 endfunction
                                                                     super.build phase(phase);
                                                                     m_agent = my_agent::type_id::create("m_agent", this);
 virtual function void build phase (uvm phase phase);
                                                                     m scrb = my scoreboard::type id::create("m scrb", this);
  super.build phase(phase);
                                                                     m cov = my coverage::type id::create("m cov", this);
  m env = my env::type id::create("m env", this);
 endfunction
                                                                     m_port = new("m_port", this);
                                                                    endfunction
                                                                    virtual function void connect_phase(uvm_phase phase);
 UVM Testbench Cheatsheet - Thinh Ngo, PhD Can Tho University
                                                                     m_agent.m_mon.m_port.connect(m_scrb.m_export);
https://www.edaplayground.com/x/fguC - https://github.com/thinhngo11/UVM-Testbench-Cheatsheet
```

```
m_agent.m_mon.m_port.connect(m_cov.m_export);
                                                                   else begin
endfunction
                                                                    if (m_item.q != m_item_prev.reset? 1'b0 : m_item_prev.enable?
endclass
                                                                     m_item_prev.d : m_item_prev.q) 'uvm_error("SCRB","wrong q")
                                                                    m_item_prev.do_copy(m_item);
class my_agent extends uvm_agent;
                                                                   end
                                                                  endfunction
 'uvm_component_utils(my_agent)
my_monitor m_mon;
                                                                 endclass
my_driver m_driver;
uvm_sequencer #(my_item) m_sequencer;
                                                                 class my_coverage extends uvm_subscriber #(my_item);
 function new(string name="my_agent", uvm_component parent);
                                                                  'uvm_component_utils(my_coverage)
 super.new(name, parent);
                                                                  uvm analysis imp #(my item, my coverage) m export;
 endfunction
                                                                  my item m item;
 virtual function void build phase (uvm phase phase);
                                                                  covergroup Cov;
 super.build phase(phase);
                                                                   option.per instance = 1;
 m mon = my monitor::type id::create("m mon", this);
                                                                   cp reset: coverpoint m item.reset;
 m driver = my driver::type id::create("m driver", this);
                                                                   cp enable: coverpoint m item.enable;
 m sequencer = uvm sequencer #(my item)::type id::
                                                                   cp d : coverpoint m item.d;
                                create ("m sequencer", this):
                                                                   cc all: cross cp reset, cp enable, cp d;
 endfunction
                                                                  endgroup
 virtual function void connect_phase(uvm phase phase);
                                                                  function new(string name="my_scoreboard",
 super.connect_phase(phase);
                                                                                 uvm_component parent);
 m_driver.seq_item_port.connect(m_sequencer.seq_item_export);
                                                                   super.new(name, parent);
 endfunction
                                                                   Cov = new();
endclass
                                                                  endfunction
                                                                  virtual function void build_phase(uvm_phase phase);
                                                                   super.build_phase(phase);
class my_scoreboard extends uvm_scoreboard;
 'uvm_component_utils(my_scoreboard)
                                                                   m_export = new("m_export", this);
uvm_analysis_imp #(my_item, my_scoreboard) m_export;
                                                                  endfunction
my item m item prev;
                                                                  virtual function void write (my item t);
 function new(string name="my_scoreboard",
                                                                   this.m item = t;
                uvm_component parent);
                                                                   Cov. sample ();
 super.new(name, parent);
                                                                  endfunction
                                                                  virtual function void report_phase(uvm_phase phase);
 endfunction
 virtual function void build_phase(uvm_phase phase);
                                                                   super.report phase(phase);
                                                                   $display("Coverage = %d", Cov.get coverage());
 super.build phase(phase);
 m export = new("m export", this);
                                                                  endfunction
 endfunction
                                                                 endclass
 virtual function void write (my item m item);
 if (m_item_prev == null) begin
                                                                 class my item extends uvm_sequence_item;
  m_item_prev = my_item::type_id::create("m_item_prev");
                                                                  'uvm_object_utils(my_item)
  m_item_prev.do_copy(m_item);
                                                                  rand logic reset;
                                                                  rand logic enable;
 end
```

```
rand logic d;
                                                                   m port = new("m port", this);
logic q;
                                                                   if (!uvm config db#(virtual my_if)::get(this,"","vif",vif))
rand int delay;
                                                                     'uvm_fatal("VIF", "can't get vif")
 constraint c_reset {reset dist {1:=1, 0:=5};}
                                                                  endfunction
 constraint c delay {delay < 3;}
                                                                  virtual task run_phase(uvm_phase phase);
 function new(string name="");
                                                                   super.run_phase(phase);
                                                                   m_item = my_item::type_id::create("m_item");
 super.new(name);
                                                                   forever begin
 endfunction
 virtual function void do_copy(uvm_object rhs);
                                                                    @(posedge vif.clk);
                                                                    m item.reset = vif.reset;
 my item tx;
 $cast(tx, rhs);
                                                                    m item.enable = vif.enable;
 super.do_copy(rhs);
                                                                    m item.d = vif.d;
 reset = tx.reset; enable = tx.enable;
                                                                    m item.q = vif.q;
 d = tx.d; q = tx.q; delay = tx.delay;
                                                                    m port. write (m item);
endfunction
                                                                   end
endclass
                                                                  endtask
                                                                 endclass
class my sequence extends uvm sequence #(my item);
 'uvm object utils (my sequence)
                                                                 class my driver extends uvm driver #(my item);
function new(string name="");
                                                                   'uvm_component_utils(my_driver)
 super.new(name);
                                                                  virtual my_if vif;
 endfunction
                                                                  function new(string name="my_driver", uvm_component parent);
 virtual task body();
                                                                   super.new(name, parent);
 req = my_item::type_id::create("m_item");
                                                                  endfunction
 repeat (50) begin
                                                                  virtual function void build_phase(uvm_phase phase);
 if (!req.randomize()) 'uvm_error("MYERR","Can't randomize");
                                                                   super.build_phase(phase);
                                                                   if (!uvm_config_db#(virtual my_if)::get(this,"","vif",vif))
   start_item (req);
                                                                    'uvm_fatal("VIF", "can't get vif")
  finish_item(req);
 end
                                                                  endfunction
 endtask
                                                                  virtual task run_phase(uvm_phase phase);
                                                                   super.run_phase(phase);
endclass
                                                                   forever begin
class my monitor extends uvm monitor;
                                                                    @(posedge vif.clk);
                                                                    seq_item_port.get_next_item(req);
 'uvm component utils (my monitor)
uvm_analysis_port #(my_item) m_port;
                                                                    repeat (req.delay) @(vif.clk);
my item m item;
                                                                     vif.reset = req.reset;
                                                                     vif.enable = req.enable;
 virtual my if vif;
                                                                     vif.d = req.d:
 function new(string name="my monitor", uvm component parent);
 super.new(name, parent);
                                                                    seq_item_port.item_done();
 endfunction
                                                                   end
 virtual function void build_phase(uvm_phase phase);
                                                                  endtask
 super.build_phase(phase);
                                                                 endclass
```