Serial Adder :-

- the parallel addler performs the addition of two binary number at a relatively faster rate.
- the disadvantage of the parallel adder is that it requires a scelate large amount of logic circuitry.
- this increases in direct proportion with the ne. of beto in the numbers being added.
- In serial addition, the addition operation in carried out but by bit. therefore, the serial adder requires simpler circuity than a parallel adder but results in a low speed of operation.




fig: 4. Bit Serial Adder


Operation !-A3 A2 A, A0 = 0111 B3 B2 B1 B0 = 0010 1001 -> Result Before clock: Ao = 1 Bv = DCrn = 0, then S=1 & Cart = 0 1st clock: - value in shift Rog. A&B shift one bit # from left to right. - Sum (S) is toursthered to S3 of Sim Reg. - Coul is transferred to the carry flet flet. 2nd clock: Now Ao = 1 } o Ao = 1 } at full adder i.p. Cin= 0 80 S=0 & Cont=1 when and book pulse occurs, A, B & Sum regulates again shift right. S=0 is transferred to S3 and Cout=1 is transferred to early flipflop.


Carry Sum

In Parallel addler shown in fig. each full addler will provide Two logic gate delays.

In 4-Bit Parallel adoles to provide final result it requires 8- logic gate delays. [8x 0 tpd)

Scanned with CamScanner





- Me. of AND gate and OK gate = 1+ 2+ 3+4= 10 AND) = 4 (OR) AND gate - Zi gates no side and and a carry ckt is implemented using Two level AND-OR gatenso To generate carry of p nt regumes 3 logic gate delays To generate sum 0,0 4 legre gates delay required. fastest adder Because it is independent of previous stage. El Polo + Cap + Cap Disadvantage > complexity will increase as the no of bits increase. se Con - Page + Con = B/ Piloco + PiGo+ Gi) + Ga # Introduction to BED adder · 6886+ 6865+86 case-I- Sum equal to or less than 9 but carry = 0. + 4 + 0100 0110 4 Sim Case-II - Sim greates thom 9 but carry = 0 BED Decimal + 0100 1001 - invalid BO Two correct the answer add 6 (0110) to the invalid BED pumber.

