

Combinational Circuit

(17)

The Digital system/circuits are one of the following types :-

- (i) - Combinational Circuits
- (ii) - Sequential Circuits

→ A Combinational circuit may be defined as a logic circuit the output of which depends only upon the combination of the inputs.

→ The output does not depend on the past value of the output or inputs. Therefore combinational circuit ^{don't} needs any memory.




Fig: - Block diagram of a Combinational ckt.

→ A combinational ckt ~~may~~ ^{can} have a no of i/p's and a no of o/p's.

→ The above fig. have n i/p lines and m o/p lines. and between the i/p & o/p logic gates are connected. and hence ~~logic~~ ^{logic} of combinational ckt's basically consists of logic gates.

Combinational Logic Design Procedure :-

- (1) \rightarrow Identify i/p's & o/p's.
- (2) \rightarrow Construct Truth Table.
- (3) \rightarrow Write logic expression in SOP or POS.
- (4) \rightarrow Simplify logical expression. (using K-map)
- (5) \rightarrow Implement logical circuit.

Q \rightarrow A ckt has four i/p's and two o/p's. One of the o/p is high when majority of i/p's are high. The second o/p is high only when all i/p's are same type. Design the combinational circuit.

Solⁿ \rightarrow

① \rightarrow i/p \rightarrow A, B, C, D


o/p \rightarrow Y_1, Y_2

② \rightarrow


Decimal	i/p's				o/p's	
	A	B	C	D	Y_1	Y_2
0	0	0	0	0	0	1
1	0	0	0	1	0	0
2	0	0	1	0	0	0
3	0	0	1	1	0	0
4	0	1	0	0	0	0
5	0	1	0	1	0	0
6	0	1	1	0	0	0
7	0	1	1	1	1	0
8	1	0	0	0	0	0
9	1	0	0	1	0	0
10	1	0	1	0	0	0
11	1	0	1	1	1	0
12	1	1	0	0	0	0
13	1	1	0	1	1	0
14	1	1	1	0	1	0
15	1	1	1	1	1	1

③ → $Y_1 = \bar{A}BCD + A\bar{B}CD + AB\bar{C}D + ABC\bar{D} + ABCD$ (18)


$Y_2 = \bar{A}\bar{B}\bar{C}\bar{D} + ABCD$



$Y_1 = ABD + ABC + BCD + ACD$



$Y_2 = \bar{A}\bar{B}\bar{C}\bar{D} + ABCD$




→ Draw This ckt using NAND

Classification of Combinational ckts :-

- (i) - Binary & BCD adder ckt
- (ii) - Binary & BCD Subtractor ckt.
- (iii) - Mux, Demux, Encoder, Decoder
- (iv) - Comparator & Code converters.

* Half Adder :-

Step ① → Two i/p's & Two o/p's.



② → Truth Table

A	B	Sum	Carry
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1


③ → Logical expⁿ -

$$\text{Sum} = \bar{A}B + A\bar{B}$$

$$\text{Carry} = AB$$


④ → No need to simplify.

⑤ → Implementation





Implement using NAND gate :-

(19)



implement using NOR :-




Drawback -

$A_1, A_0 \rightarrow \text{No. A}$
 $+ B_1, B_0 \rightarrow \text{No. B}$
 $+ C_0 \rightarrow \text{Carry generated from } (A_0 + B_0)$

→ A H.A. can add A_0 & B_0 to produce S_0 and C_0 .
 However the addition of next bits requires the addition of A_1, B_1 & C_0 . The addition of 3 bits is not possible to perform by using an H.A. Therefore practically we don't use a H.A. ckt.


Full Adder :-



A	B	C _{in}	Sum	Carry
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

$$\text{Sum} = \bar{A}\bar{B}C_{in} + \bar{A}B\bar{C}_{in} + A\bar{B}\bar{C}_{in} + ABC_{in}$$


$$\text{Carry} = \sum m(1, 2, 4, 7) = A \oplus B \oplus C_{in}$$




$$\begin{aligned} \text{Carry} &= \bar{A}BC_{in} + \bar{A}B\bar{C}_{in} + A\bar{B}\bar{C}_{in} + ABC_{in} \rightarrow \text{write 3 times} \\ &= \underbrace{\bar{A}BC_{in} + \bar{A}B\bar{C}_{in}}_{\bar{A}B} + \underbrace{A\bar{B}\bar{C}_{in} + ABC_{in}}_{AC_{in}} \\ &= \bar{A}B + AC_{in} \end{aligned}$$

alternative for Carry -

$$\begin{aligned} &= \underbrace{\bar{A}BC_{in} + \bar{A}B\bar{C}_{in}}_{\bar{A}B} + \underbrace{A\bar{B}\bar{C}_{in} + ABC_{in}}_{AB} \\ &= C_{in}(\bar{A}B + AB) + AB(\bar{C}_{in} + C_{in}) \\ &= AB + (A \oplus B)C_{in} \end{aligned}$$



Construction of full adder using H.A.



⇒ Full adder requires two HA & one OR gate.

Application -


- A full adder acts as a basic building blocks

In FA if each logic gate have propagation delay of tpd , then to provide sum or carry o/p it requires min. Two logic gate delays.

delay for sum =	2 tpd
delay for carry =	2 tpd

Half Subtractor :-



→ Two i/p's & Two o/p's



A	B	D = (A-B)	Borrow Bo
0	0	0	0
0	1	1	1
1	0	1	0
1	1	0	0

$$Diff = \bar{A}B + A\bar{B} = A \oplus B$$

$$Borrow = \bar{A}B$$




If Control is 0 → HA
If " " 1 → H.S.

Full Subtractor :-

(2)

→ Three inputs & Two outputs.



A	B	C	D (A-B-C)	Borrow
0	0	0	0	0
0	0	1	1	1
0	1	0	1	1
0	1	1	0	1
1	0	0	1	0
1	0	1	0	0
1	1	0	0	0
1	1	1	1	1

$$D = \bar{A}\bar{B}C + \bar{A}B\bar{C} + A\bar{B}\bar{C} + ABC$$

$$\Sigma m(1, 2, 4, 7)$$

$$= A \oplus B \oplus C$$

Karnaugh map for the Difference output D. The map has two rows for A (0 and 1) and four columns for BC (00, 01, 11, 10). The cells with value 1 are at (A=0, BC=01), (A=0, BC=11), (A=1, BC=00), and (A=1, BC=10).

$$\text{Borrow} = \bar{A}\bar{B}C + \bar{A}B\bar{C} + \bar{A}BC + ABC$$

$$= \bar{A}C(\bar{B}+B) + \bar{A}B(\bar{C}+C) + BC(\bar{A}+A)$$


$$= \bar{A}C + \bar{A}B + BC$$

alternative


$$\bar{A}\bar{B}C + \bar{A}B\bar{C} + \bar{A}BC + ABC$$

$$= C(\bar{A}\bar{B}+AB) + \bar{A}B(\bar{C}+C)$$

$$= \bar{A}B + (A \odot B) \cdot C$$



Full Subtractor using H.S. :-



Requires 2 H.S. & 1-OR gate.