Deadlock验证实验、

```
Deadlock验证实验、
   实验要求
   PPT中的deadlock验证
      要求
      基本想法
      代码验证
      运行结果
   complicated example验证
      要求
      基本想法
      first-attempt
      second-attempt
      M = \{2,4,6\}求解
      third-attempt
      M = \{1, 5, 9, 13\}求解
   实验总结
```


实验要求

实现PPT中的deadlock验证,并针对complicated example中所给的结论进行验证

PPT中的deadlock验证

要求

- 只有 $M = \{1, 2, 3\}$ 这些节点能够收发消息。
- 一个节点可以接受发送给自己的消息
- 一个节点可以转发一条消息到一个空信道上
- 一个节点可以向一个空信道发送一条消息
- 要选择最短路径



基本想法

- 1. 在这个简单例子中,从一个节点到另一个节点的最短路线只有一个,所以无需特意选择最短路 径。
- 2. 出现deadlock的状态时,不可能出现一个节点的in信道内有给它的信息(因为这样这个节点就可以receive这个信息,和deadlock的定义冲突),所以当一个节点可以receive一条信息时,它必然可以直接receive。

- 3. 由于每个节点都能够自主选择send或者process,所以节点的state可以从send或者process中随机选择,(即使一个节点的in信道中有可以process的信息,该节点也有可能选择send一个新信息)。
- 4. 几种基本的状态转移如下
- send steps: replace the value 0 in an empty outgoing channel c from n by the value m, if OK(n, m, c)



 receive steps: if channel c to node m contains the value m, then it may be replaced by 0



第 3 步: Define the transitions of states, i.e., three types of steps:

- processing steps: if channel c to node n contains the value m, and the channel c' starting in n is empty and satisfies OK(n, m, c'), then the destination m may be passed to c'
 - that is, c gets the value 0 and c' gets the value m



代码验证

(该部分代码见附带的simple-model.smv)

```
1
    MODULE main
 2
        VAR
 3
        c1: {0, 1, 2, 3, 4};
 4
        c2: {0, 1, 2, 3, 4};
 5
        c3: {0, 1, 2, 3, 4};
 6
        c4: {0, 1, 2, 3, 4};
 7
        -- 不允许给4发送消息
        -- pr1只允许给2,3发消息,以此类推
 8
 9
        pr1: process node(c4, c1, 0, 1, {2, 3}, TRUE);
        pr2: process node(c1, c2, 0, 2, {1, 3}, TRUE);
10
        pr3: process node(c2, c3, 0, 3, {2, 1}, TRUE);
11
12
        pr4: process node(c3, c4, 0, 4, {2, 3, 1}, FALSE);
13
        ASSIGN
14
        -- 初始化所有信道为空
15
        init(c1) := 0;
16
        init(c2) := 0;
17
        init(c3) := 0;
18
        init(c4) := 0;
19
        next(c1) := c1;
20
        next(c2) := c2;
21
        next(c3) := c3;
        next(c4) := c4;
22
23
        CTLSPEC
```

```
24
           -- 在所有情况下都不可能出现所有信道均不为空,
25
           -- 并且所有节点都无法receive信息
26
           AG(!(c1!=0\&c1!=2\&c2!=0\&c2!=3\&c3!=0\&c3!=4\&c4!=0\&c4!=1))
27
28
    MODULE node(from, to, e, id, mlist, allow)
29
       FAIRNESS running
30
       VAR
31
           st : {send, proc};
32
       ASSIGN
33
           -- 一个节点状态可以是send或者process
34
           init(st) := {send, proc};
35
           next(st) := {send, proc};
36
           next(from) :=
37
           case
38
               -- 如果有可以接收的信息则进行接收
39
               (from = id) : e;
40
               -- 如果当前状态为process状态,并且有信息可以转发,则进行转发,讲from设为
    empty
               (from != e & from != id & to = e & st = proc) : e;
41
42
               TRUE : from;
43
           esac;
44
           next(to) :=
45
           case
               -- 如果当前状态为send,则随机向一个node发送一条信息
46
47
               (to = e & allow = TRUE & st = send) : mlist;
48
               -- 如果当前状态为process状态,并且有信息可以转发,则让to=from
49
               (from != e & from != id & to = e & st = proc) : from;
50
               TRUE : to;
51
           esac;
```

运行结果

对deadlock约束进行验证,NuSMV给出无法满足约束的结果。

```
1 -- specification AG !((((((c1 != 0 & c1 != 2) & c2 != 0) & c2 != 3) & c3
    != 0) & c3 != 4) & c4 != 0) & c4 != 1) is false
    -- as demonstrated by the following execution sequence
    Trace Description: CTL Counterexample
    Trace Type: Counterexample
 4
 5
      -> State: 1.1 <-
 6
        c1 = 0
 7
        c2 = 0
 8
        c3 = 0
 9
        c4 = 0
10
        pr1.st = send
11
        pr2.st = send
12
        pr3.st = send
13
        pr4.st = send
14
      -> Input: 1.2 <-
        _process_selector_ = pr1
15
16
        running = FALSE
17
        pr4.running = FALSE
18
        pr3.running = FALSE
19
        pr2.running = FALSE
20
        pr1.running = TRUE
21
      -> State: 1.2 <-
        c1 = 3
22
```

```
23
   -> Input: 1.3 <-
24
       _process_selector_ = pr2
     _process_selector_
pr2.running = TRUE
25
26
      pr1.running = FALSE
27
     -> State: 1.3 <-
      c2 = 1
28
29
    -> Input: 1.4 <-
     _process_selector_ = pr3
30
31
      pr3.running = TRUE
32
      pr2.running = FALSE
33
    -> State: 1.4 <-
34
      c3 = 2
35
    -> Input: 1.5 <-
     _process_selector_ = pr4
36
      pr4.running = TRUE
37
38
      pr3.running = FALSE
39
    -> State: 1.5 <-
40
      pr4.st = proc
41
    -> Input: 1.6 <-
     -> State: 1.6 <-
     c3 = 0
43
44
      c4 = 2
      pr4.st = send
45
46
    -> Input: 1.7 <-
     _process_selector_ = pr3
48
      pr4.running = FALSE
49
      pr3.running = TRUE
50
     -> State: 1.7 <-
       c3 = 1
51
```

从状态转移中可以翻译得到如下信息


```
1. send(1,3): C1=3
2. send(2,1): C2=1
3. send(3,2): C3=2
4. process C4: C4=2, C3=0
5. send(3,1): C3=1
```

此时发生死锁,和PPT中的例子完全相同,可见代码的正确性。

complicated example验证

要求

A more complicated example:



When taking $M=\{1,5,9,13\}$, no deadlock is reachable

But when taking $M=\{2,4,6\}$, a deadlock is reachable

Doing this *by hand* is *not feasible* anymore, just like in many other examples and formats and as occurs in practice

(实验大作业,可选,见尾)

基本想法

从图中可以知道,一共有5种不同的节点类型,分别是

- 1. 一进一出 (例如1)
- 2. 两进一出 (例如2)
- 3. 一进两出 (例如4)
- 4. 一进一出,外加一个可进可出(例如3)
- 5. 四个方向均可进出 (例如17)

一个自然的想法就是为五种节点分别构造五种不同的process,为每种process提供接收的发送的状态转移。

first-attempt

使用这种方式可以自然定义每个节点的收发状态以及状态转移(代码见first-attempt.smv),但是,这样会对整个系统造成很多状态冗余,例如 $M=\{2,4,6\}$ 的时候,节点1并不需要存在发送状态,因为它本身就不可能接收或者发送任何信息。

我一开始构造了五种不同的**process**,但是由于搜索空间太大,到目前为止(大约十几个小时),电脑还是没有跑出结果

second-attempt


接下来就需要对每个状态分开写状态机、裁剪不需要的状态、简化整个机器的状态转移。

- 1. 裁剪了非收发节点的send状态
- 2. 由于采用最短路径转发,所以裁剪了永远不可能走到的信道和节点状态
- 3. 经过上述两步裁剪后,针对发送的信息可以进一步裁剪,例如node A有两条出路(a和b), 当信息为m1的时候,a距离更近,则此时m1必须选择a出口

经过以上3步的裁剪,就可以解决 $M=\{2,4,6\}$ 的问题了

 $M = \{2, 4, 6\}$ 求解

A more complicated example:



在该状态下基于以下几点可以进行裁剪

先计算各个消息的传播最短路径

- 2->4: 2-3-4
- 2->6: 2-3-4-6
- 4->6: 4-6
- 4->2: 4-6-7-17-15-16-2
- 6->2: 6-7-17-15-16-2
- 6->4: 6-7-17-3-4

When taking $M = \{1, 5, 9, 13\}$, no deadlock is reachable

But when taking $M=\{2,4,6\}$, a deadlock is reachable


Doing this *by hand* is *not feasible* anymore, just like in many other examples and formats and as occurs in practice

(实验大作业,可选,见尾)

从以上状态转移中, 我们可以裁剪掉node 1, 5, 8, 9, 10, 11, 12, 13, 14

得到的结果如下

A more complicated example:



经过简化可以大大减小状态数

观察状态图还能得到另外几点观察

- node 7, 15, 16相当于单向process的节点
- node 2, 4, 6是能够收发信息的单向节点
- node 3永远不会向node 17发送信息,但会从node 17接收信息
- 当m(channel 22)=2时,node 17向node 15发送信息;m(channel 22)=4或6时,node 17向 node 21发送信息

```
1
 2
    -- 一进一出
 3
    MODULE node_type1(from, to, id)
 4
        FAIRNESS running
 5
        ASSIGN
 6
            next(from) :=
 7
            case
                -- 只进行转发
9
                (from != 0 \& from != id \& to = 0) : 0;
10
                TRUE : from;
11
            esac;
12
            next(to) :=
13
            case
                (from != 0 & from != id & to = 0) : from;
14
15
                TRUE : to;
16
            esac;
17
18
    -- 一进一出带收发 for node 2 4 6
19
    MODULE node_type1_1(from, to, id, mlist)
20
        FAIRNESS running
21
        VAR
22
            st : {send, proc, recv};
23
        ASSIGN
24
            init(st) := {send, proc, recv};
25
            next(st) := {send, proc, recv};
            next(from) :=
26
27
            case
                -- recv状态则接收一个和自己id相同的信息
28
29
               (from = id \& st = recv) : 0;
30
                -- proc状态则向to信道转发from信道的消息
                (from != 0 \& from != id \& to = 0 \& st = proc) : 0;
31
32
                TRUE : from;
33
            esac;
34
           next(to) :=
35
            case
                -- send状态则从mlist中挑出一个node,并发送信息到to信道
36
37
                (to = 0 \& st = send) : mlist;
                (from != 0 & from != id & to = 0 & st = proc) : from;
38
39
               TRUE : to;
40
            esac;
41
    -- node 17
42
43
    MODULE node_type5(inout1, inout2, inout3, id)
44
        FAIRNESS running
45
        ASSIGN
46
            -- 当c22为2时,向c20转发信息
47
            next(inout1) :=
48
            case
49
                (inout3 = 2 & inout3 != id & inout1 = 0) : inout3;
50
                TRUE : inout1;
51
            esac;
52
            -- 当c22为4或6时,向c21转发信息
53
            next(inout2) :=
54
            case
```

```
55
                ((inout3 = 4 | inout3 = 6) & inout3 != id & inout2 = 0) :
    inout3;
56
                TRUE : inout2;
57
            esac;
58
            -- 信息转发后清空in信道
59
            next(inout3) :=
60
            case
61
                (inout3 != 0 & inout3 != id ) : 0;
                TRUE : inout3;
62
63
            esac;
```

使用如下代码定义节点之间的连接关系, 以及每个信道的初始化

```
MODULE main
 1
 2
        DEFINE
 3
        -- 定义每个channel可以传送的信息范围
 4
        VAR
 5
        c2 : {0, 2, 4, 6};
 6
        c3 : \{0, 2, 4, 6\};
 7
        c6 : {0, 2, 4, 6};
 8
        c15 : \{0, 2, 4, 6\};
 9
        c17 : \{0, 2, 4, 6\};
        c18 : {0, 2, 4, 6};
10
        c20 : {0, 2, 4, 6};
11
12
        c21 : \{0, 2, 4, 6\};
13
        c22 : \{0, 2, 4, 6\};
14
15
        pr2: process node_type1_1(c17, c2, 2, {4, 6});
16
        pr3: process node_type1(c2, c3, 3);
17
        pr4: process node_type1_1(c3, c18, 4, {2, 6});
18
        pr6: process node_type1_1(c18, c6, 6, {2, 4});
19
        pr7: process node_type1(c6, c22, 7);
20
        pr15: process node_type1(c20, c15, 15);
21
        pr16: process node_type1(c15, c17, 16);
22
        pr17: process node_type5(c20, c21, c22, 17);
23
        -- 初始化每个channel为0(empty)
24
        ASSIGN
25
        init(c2) := 0;
26
        init(c3) := 0;
27
        init(c6) := 0;
28
        init(c15) := 0;
29
        init(c17) := 0;
30
        init(c18) := 0;
31
        init(c20) := 0;
32
        init(c21) := 0;
33
        init(c22) := 0;
34
        next(c2) := c2;
35
        next(c3) := c3;
36
        next(c6) := c6;
37
        next(c15) := c15;
38
        next(c17) := c17;
39
        next(c18) := c18;
        next(c20) := c20;
40
41
        next(c21) := c21;
42
        next(c22) := c22;
```

block可以分为以下几类

- 对于一个收发节点
 - 所有的出边信道均被占用并且入边信道没有发送给自己的消息
- 对于一个中转节点
 - o 所有的入边均为空
 - o 入边中的消息对应的最短路径的出边被占用

所以对于每个节点建立约束

```
1
    CTLSPEC
 2
        AG(!(
 3
            -- node 2 blocked
 4
            c2!=0&c17!=2&
 5
            -- node 3 blocked
 6
            c3!=0&c3!=4&
 7
            -- node 4 blocked
            c18!=0&c3!=4&
 8
9
            -- node 6 blocked
10
            c6! = 0&c18! = 6&
11
            -- node 7 blocked
            (c22!=0|(c22=0\&c6=0))\&
12
            -- node 15 blocked
13
14
            (c15!=0|(c15=0\&c20=0))\&
            -- node 16 blocked
15
            (c17!=0|(c17=0&c15=0))&
16
17
            -- node 17 blocked
18
            ((c21!=0\&(c22=4|c22=6))|(c20!=0\&c22=2)|(c22=0\&c20=0\&c21=0))
19
        ))
```

运行代码得到如下结果

```
1 -- specification AG !(((((((((c2 != 0 & c17 != 2) & c3 != 0) & c3 != 4) &
    c18 != 0) & c3 != 4) & c6 != 0) & c18 != 6) & (c22 != 0 |
    (c22 = 0 \& c6 = 0))) \& (c15 != 0 | (c15 = 0 \& c20 = 0))) \& (c17 !=
   0 \mid (c17 = 0 \& c15 = 0))) \& (((c21 != 0 \& (c22 = 4 \mid c22 = 6)) \mid (c20 != 0))
    & c22 = 2)) | ((c22 = 0 \& c20 = 0) \& c21 = 0))) is false
   -- as demonstrated by the following execution sequence
   Trace Description: CTL Counterexample
 5
 6
    Trace Type: Counterexample
 7
     -> State: 1.1 <-
 8
        c2 = 0
9
       c3 = 0
        c6 = 0
10
11
        c15 = 0
12
        c17 = 0
13
        c18 = 0
14
       c20 = 0
       c21 = 0
15
16
       c22 = 0
17
       pr2.st = send
18
        pr4.st = send
19
       pr6.st = send
20
      -> Input: 1.2 <-
21
        _process_selector_ = pr2
22
        running = FALSE
```

```
23
        pr17.running = FALSE
24
        pr16.running = FALSE
25
        pr15.running = FALSE
26
        pr7.running = FALSE
27
        pr6.running = FALSE
28
        pr4.running = FALSE
29
        pr3.running = FALSE
30
        pr2.running = TRUE
31
      -> State: 1.2 <-
32
        c2 = 6
33
      -> Input: 1.3 <-
34
        _process_selector_ = pr6
35
        pr6.running = TRUE
36
        pr2.running = FALSE
37
      -> State: 1.3 <-
        c6 = 4
38
39
      -> Input: 1.4 <-
40
        _process_selector_ = pr7
41
        pr7.running = TRUE
42
        pr6.running = FALSE
43
      -> State: 1.4 <-
44
        c6 = 0
45
        c22 = 4
46
      -> Input: 1.5 <-
        _process_selector_ = pr6
47
48
        pr7.running = FALSE
49
        pr6.running = TRUE
50
      -> State: 1.5 <-
51
        c6 = 4
52
      -> Input: 1.6 <-
        _process_selector_ = pr17
53
54
        pr17.running = TRUE
55
        pr6.running = FALSE
56
      -> State: 1.6 <-
57
        c21 = 4
58
        c22 = 0
59
      -> Input: 1.7 <-
60
        _process_selector_ = pr7
61
        pr17.running = FALSE
62
        pr7.running = TRUE
63
      -> State: 1.7 <-
        c6 = 0
64
65
        c22 = 4
66
      -> Input: 1.8 <-
67
        _process_selector_ = pr6
68
        pr7.running = FALSE
69
        pr6.running = TRUE
      -> State: 1.8 <-
70
71
        c6 = 2
72
      -> Input: 1.9 <-
73
        _process_selector_ = pr4
74
        pr6.running = FALSE
75
        pr4.running = TRUE
76
      -> State: 1.9 <-
        c18 = 2
77
78
      -> Input: 1.10 <-
        _process_selector_ = pr3
79
80
        pr4.running = FALSE
```

```
81
        pr3.running = TRUE
82
      -> State: 1.10 <-
83
        c2 = 0
84
        c3 = 6
85
      -> Input: 1.11 <-
86
        _process_selector_ = pr2
87
        pr3.running = FALSE
88
        pr2.running = TRUE
89
      -> State: 1.11 <-
90
        c2 = 4
```

从状态转移中可以翻译得到如下信息

1. send(2,6): C2=6 2. send(6,4): C6=4

3. process C6: C6=0,C22=4

4. send(6,4): C6=4

5. process C22: C21=4,C22=0

6. process C6: C6=0,C22=4


7. send(6,2): C6=2

8. send(4,2): C18=2

9. process C2: C2=0,C3=6

10. send(2,4): C2=4

此时channel信息如下,产生deadlock



third-attempt

当我在尝试使用之前解决 $M=\{2,4,6\}$ 的思想去解决 $M=\{1,5,9,13\}$ 的问题时(代码文件见 third-attempt),我发现,即使我正确构造了约束条件和转移条件,电脑经过长时间运行依然得不到 正确性的验证,一开始我以为是代码写错了,后来发现是状态过多,导致电脑无法在有效时间内解得答案。

所以现在需要思考如何继续简化 $M = \{1, 5, 9, 13\}$ 的求解。

经过思考,我发现对于一个只有一个入口和一个出口的中间节点,它只负责把一个信息从一端拿到 另一端,在这种情况下,这个节点实际上是没有任何作用的,我们可以删除这个节点,把它的入口和出 口接在一起,得到一个更简单的模型。


$M = \{1, 5, 9, 13\}$ 求解

同理先构造最短路径

- 1->5: 1-2-3-4-5
- 1->9: 1-2-3-17-7-8-9
- 1->13: 1-2-3-17-11-12-13
- 5->9: 5-6-7-8-9
- 5->1: 5-6-7-17-15-16-1
- 5->13: 5-6-7-17-11-12-13
- 9->1: 9-10-11-17-15-16-1
- 9->5: 9-10-11-17-3-4-5
- 9->13: 9-10-11-12-13
- 13->1: 13-14-15-16-1
- 13->5: 13-14-15-17-3-4-5
- 13->9: 13-14-15-17-7-8-9

所以状态图可以简化为

A more complicated example:




其中

- node 2, 4, 6, 8, 10, 12, 14, 16为单向节点
- node 1, 5, 9, 13单向收发节点
- node 3, 7, 11, 15为三通节点
- node 17为互联节点,有四个出入口

根据以上观察简化状态机器,由于单向节点(例如node 2, 4, 6, 8, 10, 12, 14, 16)均只有传输数据的功能,只能把数据从入边传送到出边,所以这些单向节点均为多余节点,可以删除

最终得到的状态图如图所示

A more complicated example:



根据状态图书写SMV代码

以下是4种节点的定义,从上到下依次为

- 收发节点(如1)
- 中继节点(如3)
- 中心节点(如17)

(同样的代码见problem1.smv)

```
-- 一进一出带收发 for node 1 5 9 13
1
2
    MODULE node_type1_1(from, to, id, mlist)
 3
        FAIRNESS running
        VAR
 4
            st : {send, proc};
 5
6
        ASSIGN
            init(st) := {send, proc};
8
            next(st) := {send, proc};
9
            next(from) :=
10
            case
                -- 接收一个和自己id相同的信息
11
12
                (from = id) : 0;
13
                -- proc状态则向to信道转发from信道的消息
                (from != 0 \& from != id \& to = 0 \& st = proc) : 0;
14
15
                TRUE : from;
16
            esac;
17
            next(to) :=
18
            case
                -- send状态则从mlist中挑出一个node,并发送信息到to信道
19
20
                (to = 0 \& st = send) : mlist;
                (from != 0 \& from != id \& to = 0 \& st = proc) : from;
21
22
                TRUE : to;
23
            esac;
24
25
    -- 一进一出 第三个口可进可出 node 3 7 11 15
    MODULE node_type2(from, to, inout, id, param1, param2, param3)
26
27
        FAIRNESS running
28
        VAR
29
            -- proc1:from->to or from->inout
30
            -- proc2:inout->to
```

```
31
            st : {proc1, proc2};
32
        ASSIGN
33
            init(st) := {proc1, proc2};
34
            next(st) := {proc1, proc2};
35
            next(from) :=
36
            case
37
                 -- from->to
38
                 (from != 0 \& to = 0 \& st = proc1 \& from = param1) : 0;
39
                 -- from->inout
40
                 (from != 0 \& inout = 0 \& st = proc1 \& ((from = param2))
    (from=param3))) : 0;
41
                 TRUE : from;
42
            esac;
43
            next(to) :=
44
            case
45
                 -- from->to
                 (from != 0 \& to = 0 \& st = proc1 \& from = param1) : from;
46
47
                 -- inout->to
                 (inout != 0 \& to = 0 \& st = proc2 \& inout = param1) : inout;
48
49
                 TRUE : to;
50
            esac;
51
            next(inout) :=
52
            case
53
                 -- inout->to
54
                 (inout != 0 \& to = 0 \& st = proc2 \& inout = param1) : 0;
55
                 -- from->inout
                 (from != 0 & inout = 0 & st = proc1 & ((from = param2)|
56
    (from=param3))) : from;
57
                TRUE : inout;
58
            esac;
59
60
    -- 中心节点
    MODULE node17(c20, c21, c22, c23, id)
61
62
        FAIRNESS running
63
        VAR
64
            -- proc1:c20->c21
            -- proc2:c20->c22
65
66
            -- proc3:c21->c22
67
            -- proc4:c21->c23
68
            -- proc5:c22->c20
69
            -- proc6:c22->c23
70
             -- proc7:c23->20
71
            -- proc8:c23->21
72
            st : {proc1, proc2, proc3, proc4, proc5, proc6,
73
                     proc7, proc8};
74
        ASSIGN
75
            init(st) := {proc1, proc2, proc3, proc4, proc5, proc6,
76
                     proc7, proc8};
77
            next(st) := {proc1, proc2, proc3, proc4, proc5, proc6,
78
                     proc7, proc8};
79
            next(c20) :=
80
81
            case
                 -- c20->c21
82
83
                 (c20 != 0 \& c21 = 0 \& c20 = 5 \& st = proc1) : 0;
84
                 -- c20->c22
85
                 (c20 != 0 \& c22 = 0 \& c20 = 9 \& st = proc2) : 0;
86
                 -- c22->c20
```

```
87
                  (c22 != 0 \& c20 = 0 \& c22 = 1 \& st = proc5) : c22;
 88
                  -- c23 -> 20
 89
                  (c23 != 0 \& c20 = 0 \& c23 = 1 \& st = proc7) : c23;
 90
                  TRUE: c20;
 91
              esac;
 92
              next(c21) :=
 93
              case
 94
                  -- c20->c21
 95
                  (c20 != 0 \& c21 = 0 \& c20 = 5 \& st = proc1) : c20;
 96
                  -- c21->c22
 97
                  (c21 != 0 \& c22 = 0 \& c21 = 9 \& st = proc3) : 0;
98
                  -- c21->c23
99
                  (c21 != 0 \& c23 = 0 \& c21 = 13 \& st = proc4) : 0;
100
                  -- c23 -> 21
101
                  (c23 != 0 \& c21 = 0 \& c23 = 5 \& st = proc8) : c23;
102
                  TRUE : c21;
103
              esac;
104
              next(c22) :=
105
              case
106
                  -- c20->c22
107
                  (c20 != 0 \& c22 = 0 \& c20 = 9 \& st = proc2) : c20;
108
                  -- c21->c22
109
                  (c21 != 0 \& c22 = 0 \& c21 = 9 \& st = proc3) : c21;
110
                  -- c22->c20
111
                  (c22 != 0 \& c20 = 0 \& c22 = 1 \& st = proc5) : 0;
112
                  -- c22->c23
                  (c22 != 0 \& c23 = 0 \& c22 = 13 \& st = proc6) : 0;
113
114
                  TRUE : c22;
115
              esac;
              next(c23) :=
116
117
              case
118
                  -- c21->c23
119
                  (c21 != 0 \& c23 = 0 \& c21 = 13 \& st = proc4) : c21;
120
                  -- c22->c23
121
                  (c22 != 0 \& c23 = 0 \& c22 = 13 \& st = proc6) : c22;
122
                  -- c23->20
123
                  (c23 != 0 \& c20 = 0 \& c23 = 1 \& st = proc7) : 0;
124
                  -- c23 -> 21
125
                  (c23 != 0 \& c21 = 0 \& c23 = 5 \& st = proc8) : 0;
126
                  TRUE : c23;
127
              esac:
```

变量定义如下

```
1
    MODULE main
 2
         DEFINE
 3
         VAR
 4
         c1 : \{0, 1, 5, 9, 13\};
 5
         c3 : {0, 1, 5, 9, 13};
         c5 : \{0, 1, 5, 9, 13\};
 6
 7
         c7 : {0, 1, 5, 9, 13};
 8
         c9 : \{0, 1, 5, 9, 13\};
         c11 : {0, 1, 5, 9, 13};
 9
10
         c13 : \{0, 1, 5, 9, 13\};
         c15 : \{0, 1, 5, 9, 13\};
11
12
         c20 : {0, 1, 5, 9, 13};
13
         c21 : \{0, 1, 5, 9, 13\};
```

```
14
        c22 : \{0, 1, 5, 9, 13\};
15
        c23 : {0, 1, 5, 9, 13};
16
17
        pr1: process node_type1_1(c15, c1, 1, {5, 9, 13});
18
        pr3: process node_type2(c1, c3, c21, 3, 5, 9, 17);
        pr5: process node_type1_1(c3, c5, 5, {1, 9, 13});
19
20
        pr7: process node_type2(c5, c7, c22, 7, 9, 1, 13);
21
        pr9: process node_type1_1(c7, c9, 9, {1, 5, 13});
22
        pr11: process node_type2(c9, c11, c23, 11, 13, 1, 5);
23
        pr13: process node_type1_1(c11, c13, 13, {1, 5, 9});
        pr15: process node_type2(c13, c15, c20, 15, 1, 5, 9);
24
25
        pr17: process node17(c20, c21, c22, c23, 17);
26
27
        ASSIGN
28
        init(c1) := 0;
29
        init(c3) := 0;
30
        init(c5) := 0;
31
        init(c7) := 0;
32
        init(c9) := 0;
33
        init(c11) := 0;
        init(c13) := 0;
34
35
        init(c15) := 0;
36
        init(c20) := 0;
37
        init(c21) := 0;
38
        init(c22) := 0;
39
        init(c23) := 0;
        next(c1) := c1;
40
41
        next(c3) := c3;
42
        next(c5) := c5;
43
        next(c7) := c7;
44
        next(c9) := c9;
45
        next(c11) := c11;
46
        next(c13) := c13;
47
        next(c15) := c15;
48
        next(c20) := c20;
49
        next(c21) := c21;
50
        next(c22) := c22;
51
        next(c23) := c23;
```

按照之前的方式去建立约束

```
CTLSPEC
 2
         AG(!(
 3
             -- node 1 block
 4
             c1!=0&c15!=1&
 5
             -- node 3 block
 6
             ((c1=0\&c3=0\&c21=0)\&
 7
             (c1=5\&c3!=0)\&
 8
             (((c1=9)|(c1=13))&c21!=0)&
9
             (c21=5\&c3!=0))\&
10
             -- node 5 block
11
             c5!=0&c3!=5&
12
             -- node 7 block
13
             ((c5=0\&c7=0\&c22=0)\&
14
             (c5=9\&c7!=0)\&
15
             (((c5=1)|(c5=13))&c22!=0)&
16
             (c22=9&c7!=0))&
```

```
17
             -- node 9 block
18
             c9!=0&c7!=9&
             -- node 11 block
19
20
             ((c9=0\&c11=0\&c23=0)\&
21
             (c9=13\&c11!=0)\&
22
             (((c9=1)|(c9=5))&c23!=0)&
23
             (c23=13&c11!=0))&
24
             -- node 13 block
25
             c13!=0&c11!=13&
26
             -- node 15 block
27
             ((c13=0\&c15=0\&c20=0)\&
28
             (c13=1&c15!=0)&
             (((c13=9)|(c13=5))&c20!=0)&
29
30
             (c20=1&c15!=0))&
31
             -- node 17 block
             ((c21=9|c20=9)&c22!=0)&
32
33
             ((c21=13|c22=13)&c23!=0)&
34
             ((c22=1|c23=1)&c20!=0)&
35
             ((c23=5|c20=5)&c21!=0)
36
        ))
```

运行结果如下

所以 $M = \{1, 5, 9, 13\}$ 时不会产生死锁验证成功。

实验总结

在整个模型验证的过程中,我看了很久的NuSMV文档,对NuSMV的设计理念和代码书写更加熟悉。

在验证过程中,一开始低估了整个模型的验证时间,运行了很久但是依然跑不出答案。后来发现比如通过人工对模型进行一些简化,才能在有效时间能跑出结果,这个过程对我来说启发很大。

目前形式化验证模型依然处于一个很难应用的阶段,其中一个原因就是形式化验证模型花费的时间不可令人接受。即使是我们PPT中的这么小的一个模型,为了验证死锁依然需要大量的人工简化,如果是实际生活中的一个状态更多的情景,形式化验证几乎是不可能的,形式化验证的自动化任重而道远,很可能在未来需要加入一些人类知识(例如本次实验中的人工简化模型操作)才能让形式化真正应用到实处。