

Design of Simple General-Purpose Processor

Thiveyan Nadeswaran
COE 328 - 07
December 3, 2022

Table of Contents

Contents	2
Introduction	3
Components:	
● Latch (Storage Unit)	3
● 4:16 Decoder	5
● FSM	7
● 7-segment Display	10
● Modified 7-Segment Display	13
Arithmetic Logical Unit (ALU):	
● ALU for Part 1	14
● ALU for Part 2	17
● ALU for Part 3	20
Conclusion	23

Introduction

The main purpose of this lab was to design and construct a general-purpose processor using the knowledge from the completion of previous lab experiments. 4 distinct components that are constructed in this lab experiment include: an Arithmetic and Logical Unit (ALU), 2 latches, and a control unit which consists of finite state machine (FSM) and 4:16 Decoder. The FSM was implemented with Mealy logic. The results are displayed through the connection of 7-segment displays, which could be viewed in the waveforms.

Components

1. Latch (Latch 1 and Latch 2)


The latch takes in a binary number for input and outputs it each cycle, as it is the main component of the storage unit. 2 basic latches are utilized in the circuit, one for each binary number from the two inputs 'A' and 'B'. Both latches are D flip-flops since a clock transition controls them.

VHDL code:


```

1 LIBRARY ieee;
2 USE ieee.std_logic_1164.all;
3
4 ENTITY latch1 IS
5 PORT(A:IN STD_LOGIC_VECTOR(7 DOWNTO 0); --8 bit A input
6 |Resetn, Clock:IN STD_LOGIC; --1 bit clock input and 1 bit reset input bit
7 |Q: OUT STD_LOGIC_VECTOR(7 DOWNTO 0));--8 bit output
8 END latch1;
9
10 ARCHITECTURE Behavior OF latch1 IS
11 BEGIN
12 PROCESS (Resetn, Clock)--Process takes reset and clock as inputs
13 |Begin
14 IF Resetn = '0' THEN --when reset input is '0' the latches does not operate
15 |Q <= "00000000";
16 ELSIF Clock'EVENT AND Clock='1' THEN -- level sensitive based on clock
17 |Q <= A;
18 END IF;
19 END PROCESS;
END Behavior;
```

Circuit Diagram:



Waveform for Latch:



In this waveform, the input 53 in 8-bit binary was used. When the clock is 0, the output(Q) is 0. In contrast, when the clock is 1, the output would match A, which would be 53 in 8-bit binary. The truth table for the latch would be shown below:

Truth table for Latch:

Clock	D	$Q(t+1)$
0	x	$Q(t)$
1	0	0
1	1	1

2. 4:16 Decoder

The purpose of the 4:16 Decoder is to take in a 4-bit input from the current state signal in the FSM and output a unique 16-bit binary into the OP signal in ALU. The 4:16 decoder and the FSM are sub-components that make up the control unit of the processor.


VHDL Code:

```

1 LIBRARY ieee ;
2 USE ieee.std_logic_1164.all ;
3
4 ENTITY Decoder4to16 IS
5 PORT (A : IN STD_LOGIC_VECTOR(3 DOWNTO 0) ;
6 En : IN STD_LOGIC ; --enable
7 D : OUT STD_LOGIC_VECTOR(0 TO 15) ) ;
8 END Decoder4to16;
9
10 ARCHITECTURE Behavior OF Decoder4to16 IS
11 SIGNAL EnA : STD_LOGIC_VECTOR(4 DOWNTO 0) ;
12 BEGIN
13 EnA <= En & A;
14 WITH EnA SELECT
15 D <= "0000000000000001" WHEN "10000",
16 "000000000000010" WHEN "10001",
17 "0000000000000100" WHEN "10010",
18 "0000000000000100" WHEN "10011",
19 "00000000000001000" WHEN "10100",
20 "000000000000010000" WHEN "10101",
21 "0000000000000100000" WHEN "10110",
22 "00000000010000000" WHEN "10111",
23 "00000000100000000" WHEN "11000",
24 "00000001000000000" WHEN "11001",
25 "00000100000000000" WHEN "11010",
26 "00001000000000000" WHEN "11011",
27 "00010000000000000" WHEN "11100",
28 "00100000000000000" WHEN "11101",
29 "01000000000000000" WHEN "11110",
30 "10000000000000000" WHEN "11111",
31 "00000000000000000" WHEN OTHERS ;
32 END Behavior ;


```

Circuit Diagram of 4:16 Decoder:




Waveform of 4:16 Decoder:

Inputs 0-7:



Inputs 8-15:



Truth table for Decoder:

A(4-bit input)	D(16-bit output)
0000	0000000000000001
0001	0000000000000010
0010	00000000000000100
0011	000000000000001000
0100	0000000000000010000
0101	000000000000100000
0110	00000000001000000
0111	00000000010000000
1000	0000000100000000
1001	0000001000000000
1010	0000010000000000
1011	0000100000000000
1100	0001000000000000
1101	0010000000000000
1110	0100000000000000
1111	1000000000000000

3. FSM

The pattern of the controller sequence is decided by the FSM component of the control unit. The FSM acts as an up-counter, where it cycles through states 0 to 8 consecutively and back to state 0 after state 8, as the student_id is displayed on a 7-digit segment. The FSM takes the clock signal as an input and produces 4-bit output current state and it is passed to the decoder sub-component.

VHDL:

```

1  library ieee;
2  use ieee.std_logic_1164.all;
3  entity FSM is
4    port(
5      clk: in std_logic;
6      data_in : in std_logic;
7      reset: in std_logic;
8      student_id : out std_logic_vector(3 downto 0);
9      current_state: out std_logic_vector(3 downto 0));
10   end entity;
11
12  architecture Behavior of FSM is
13  type state_type is(s0, s1, s2, s3, s4, s5, s6, s7, s8);
14  signal y: state_type;
15 begin
16  process(clk, reset)
17  begin
18  if reset = '1' then
19    y <= s0;
20  elsif clk'EVENT AND clk = '1' then
21  case y is
22  when s0=>
23  case data_in is
24  'when '0' => y <= s0;
25  when '1' => y <= s1;
26  when others =>y<= s0;
27  end case;
28  when s1=>
29  case data_in is
30  'when '0' => y <= s1;
31  when '1' => y <= s2;
32  when others =>y<= s1;
33  end case;
34  when s2=>
35  |-----|
36  case data_in is
37  when '0' => y <= s2;
38  when '1' => y <= s3;
39  when others =>y<= s2;
40  end case;
41  when s3=>
42  case data_in is
43  when '0' => y <= s3;
44  when '1' => y <= s4;
45  when others =>y<= s3;
46  end case;
47  when s4=>
48  case data_in is
49  when '0' => y <= s4;
50  when '1' => y <= s5;
51  when others =>y<= s4;
52  end case;
53  when s5=>
54  case data_in is
55  when '0' => y <= s5;
56  when '1' => y <= s6;
57  when others =>y<= s5;
58  end case;
59  when s6=>
60  case data_in is
61  when '0' => y <= s6;
62  when '1' => y <= s7;
63  when others =>y<= s6;
64  end case;
65  when s7=>
66  case data_in is
67  when '0' => y <= s7;


```

```

68 | when others =>y<= s7;
69 | end case;
70 | when s8=>
71 | case data_in is
72 | when '0' => y <= s8;
73 | when '1' => y <= s0;
74 | when others =>y<= s8;
75 | end case;
76 |end case;
77 |end if;
78 |end process;
79 |
80 |process (y, data_in)
81 |begin
82 |case y
83 |is
84 |when s0=>
85 |student_id <= "0101";
86 |current_state <= "0000";
87 |when s1=>
88 |student_id <= "0000";
89 |current_state <= "0001";
90 |when s2=>
91 |student_id <= "0001";
92 |current_state <= "0010";
93 |when s3=>
94 |student_id <= "0000";
95 |current_state <= "0011";
96 |when s4=>
97 |student_id <= "1000";
98 |current_state <= "0100";
99 |
100 |when s5=>
101 |student_id <= "1001";
102 |current_state <= "0101";
103 |when s6=>
104 |student_id <= "0011";
105 |current state <= "0110";
106 |when s7=>
107 |student_id <= "0011";
108 |current_state <= "0111";
109 |when s8=>
110 |student_id <= "0011";
111 |current_state <= "1000";
112 |end case;
113 |end process;
114 |end Behavior;

```

Circuit Diagram:



Waveform of FSM:



Truth table for FSM:

Present State	Next State		Output Student_id
	data_in = 0	data_in = 1	
0000	0000	0001	0101
0001	0001	0010	0000
0010	0010	0011	0001
0011	0011	0100	0000
0100	0100	0101	1000
0101	0101	0110	0101
0110	0110	0111	0011
0111	0111	1000	0011
1000	1000	0000	0011

4. 7-segment

The 7-segment code was the code used in lab experiment 3 that successfully worked. The values 0-15 are displayed in hexadecimal code and the resultant output is a negative value. When neg is set to high (1), the output of ledss is 0000001, otherwise it would be 0000000. The 7-segment was used in all three parts of the ALU, where it was used to display the student_id from the FSM. Additionally, it was used to display the 7-segment of R1 and R2 from the ALU in part 1 and part 2.


VHDL Code:

```

1  LIBRARY ieee ;
2  USE ieee.std_logic_1164.all ;
3
4  ENTITY sseg IS
5  PORT ( bcd : IN STD_LOGIC_VECTOR(3 DOWNTO 0) ;
6    leds,ledss : OUT STD_LOGIC_VECTOR(0 TO 6) ;
7    neg :IN STD_LOGIC);
8
9  END sseg ;
10
11 ARCHITECTURE Behavior OF sseg IS
12 BEGIN
13
14  PROCESS ( bcd )
15  BEGIN
16    CASE bcd IS -- abcdefg
17    WHEN "0000" => leds <= "1111110" ;
18    WHEN "0001" => leds <= "0110000" ;
19    WHEN "0010" => leds <= "1101101" ;
20    WHEN "0011" => leds <= "1111001" ;
21    WHEN "0100" => leds <= "0110011" ;
22    WHEN "0101" => leds <= "1011011" ;
23    WHEN "0110" => leds <= "1011111" ;
24    WHEN "0111" => leds <= "1110000" ;
25    WHEN "1000" => leds <= "1111111" ;
26    WHEN "1001" => leds <= "1110011" ;
27    --Sequence A-F Below--
28    WHEN "1010" => leds <= "1110111" ;
29    WHEN "1011" => leds <= "0011111" ;
30    WHEN "1100" => leds <= "1001110" ;
31    WHEN "1101" => leds <= "0111101" ;
32    WHEN "1110" => leds <= "1001111" ;
33    WHEN OTHERS => leds <= "-----" ;
34
35  END CASE ;
36  END PROCESS ;
37
38  PROCESS (neg)
39  BEGIN
40  IF (neg = '1') then
41    ledss <= "0000001";
42  ELSE
43    ledss <= "0000000";
44  END IF;
45  END PROCESS;
46  END Behavior ;


```

Circuit Diagram:




Waveform:

From 0 to 7:



From 8 to F:



Truth Table of 7-segment for positive inputs:

bcd(input)	leds(abcdefg)
0000	1111110
0001	0110000
0010	1101101
0011	1111001
0100	0110011
0101	1011011
0110	1011111
0111	1110000
1000	1111111

1001	1110011
1010	1110111 (A)
1011	0011111 (b)
1100	1001110 (C)
1101	0111101 (d)
1110	1001111 (E)
1111	1000111 (F)

7-segment truth table for negative input:

neg	ledss(abcdefg)
0	0000000
1	0000001

5. Modified 7-Segment (used in ALU part 3)

The main change of the modified 7-segment display is that the new input and output variables would determine whether the displayed output is 'y' or 'n'. In the waveform when Result is set to 1, it would output 'y', while it would output 'n' if it is 0. The modified 7-segment is only used in ALU part 3.


VHDL code:

```


1  library ieee;
2  use ieee.std_logic_1164.all;
3  entity ssegmodified is
4    port(
5      result: in std_logic_vector(3 downto 0);
6      leds: out std_logic_vector(0 to 6));
7  end ssegmodified;
8  architecture Behavior of ssegmodified is
9  begin
10  process(result)
11  begin
12  case result is
13  when "0001" => leds <="0111011"; --yes(y)
14  when "0000" => leds <="0010101"; --no(n)
15  when others => leds <="-----";
16  end case;
17  end process;
18  end Behavior;

```

Circuit Diagram:



Waveform of ssegmodified:



Truth Table of ssegmodified:

Result(input)	leds(output)
0001	0111011
0000	0010101

Arithmetic Logical Unit (ALU) - Part 1

ALU core is the “heart of every GPA unit”, since all arithmetic and logical operations are implemented and applied as required. The operations that are performed in the ALU are based on the states of the FSM. The ALU has five inputs, which include:

1. Clock
2. A
3. B
4. student_id
5. OP

Besides the 7-segment display and 4:16 decoder, the clock input is shared between all components since they are sequential circuits. The clock alternates between 0 and 1, and ALU will check the OP input when rising edge occurs (input changed to 1 from 0). The inputs used for the ALU parts are based on the last four digit of one's student number. In this case it would be: 5333. Hence, input A would be 53, while input B would be 33. The student_id does not serve any purpose for ALU.

The ALU has three outputs:

1. Neg
2. R1
3. R2

Neg refers to the negative output of the 7-segment display, where the value would be a negative number when neg equals 1. The 8-bit is split into two 4-bit outputs, R1 and R2 respectively, since the seven digit segment requires 4-bit input.

Block Diagram of the GPU from the lab manual:




Figure 1. The Block Diagram of the GPU

ALU core operations for Problem 1:

Function #	Microcode	Boolean Operation / Function
1	0000000000000001	sum(A, B)
2	0000000000000010	diff(A, B)
3	00000000000000100	\bar{A}
4	00000000000001000	$\overline{A \cdot B}$
5	00000000000010000	$\overline{A + B}$
6	0000000000100000	$A \cdot B$
7	0000000001000000	$A \oplus B$
8	0000000010000000	$A + B$
9	0000000100000000	$\overline{A \oplus B}$


VHDL Code:

```


1  library IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
3  use IEEE.STD_LOGIC_UNSIGNED.ALL;
4  use IEEE.NUMERIC_STD.ALL;
5  entity ALU is
6    port(Clock: in std_logic;--input clock signal
7         A,B:in unsigned(7 downto 0); --8 bit inputs from latches A and B
8         student_id: in unsigned(3 downto 0); --4 bit student id from FSM
9         OP: in unsigned(15 downto 0); --16-bit selector for Operation from Decoder
10        Neg: out std_logic; --is the result negative? set-ve bit output
11        R1: out unsigned(3 downto 0); --lower 4-bits of 8-bit Result Output
12        R2: out unsigned (3 downto 0)); --higher 4-bits of 8-bit Result Output
13  end ALU;
14  architecture calculation of ALU is --temporary signal declaration
15    signal Reg1,Reg2,Result:unsigned(7 downto 0):=(others=>'0');
16    signal Reg4: unsigned(0 to 7);
17  begin
18    Reg1 <= A; --temporarily store A in Reg1 local variable
19    Reg2 <= B; --temporarily store B in Reg2 local variable
20    process(Clock,OP)
21    begin
22      if(rising_edge(Clock)) THEN --Do the calculation @ positive edge of clock cycle.
23        case OP is
24          When "0000000000000001" =>
25            Result <= (Reg1 + Reg2); --addition
26          When "0000000000000010" =>
27            if(Reg2>Reg1) then
28              Result<=(Reg1+(NOT Reg2+1));
29              Neg<='1'; --negative bit
30            else
31              Result<=(Reg1-Reg2);
32              Neg<='0';
33            end if;
34            -----
35          When "0000000000000100" =>
36            Result <= (NOT Reg1); --inverse
37          When "000000000001000" =>
38            Result <= (Reg1 NAND Reg2); --boolean NAND
39          When "000000000010000" =>
40            Result <= (Reg1 NOR Reg2); --boolean NOR
41          When "000000000100000" =>
42          When "0000000001000000" =>
43            Result <= (Reg1 AND Reg2); --boolean AND
44          When "00000000010000000" =>
45            Result <= (Reg1 XOR Reg2); --boolean XOR
46          When "0000000010000000" =>
47            Result <= (Reg1 OR Reg2); --boolean OR
48          When OTHERS =>
49            Result <= "-----";
50        end case;
51      end if;
52    end process;
53    R1 <= Result(3 downto 0); --Since the output seven segments can
54    R2 <= Result(7 downto 4); --only 4-bits, split the 8-bit to two 4-bits.
55  end calculation;

```


Circuit Diagram of ALU component (part 1):



Circuit Diagram of ALU part 1:



Waveform of ALU part 1:



(Note: R_first and R_last are shifted by one block)

Arithmetic Logical Unit (ALU) - Part 2

The main purpose of the ALU in part 2 is the same as part 1. The ALU would perform different operations based on the state of the FSM and would receive the same input of A(53) and B(33). Problem (a) is selected for part 2.

ALU core operations for Part 2 problem (a):

Function #	Operation / Function
1	Increment A by 2
2	Shift B to right by two bits, input bit = 0 (SHR)
3	Shift A to right by four bits, input bit = 1 (SHR)
4	Find the smaller value of A and B and produce the results (Min(A,B))
5	Rotate A to right by two bits (ROR)
6	Invert the bit-significance order of B
7	Produce the result of XORing A and B
8	Produce the summation of A and B, then decrease it by 4
9	Produce all high bits on the output

The new functions would create new results in the waveform. The inputs and outputs of the ALU in part 2 would be the exact same as part 1 as shown below:

- Inputs
 - Clock
 - A
 - B
 - Student_id
 - OP
- Outputs
 - Neg
 - R1
 - R2

Besides the 7-segment display and 4:16 decoder, the clock input is shared between all components since they are sequential circuits. The clock alternates between 0 and 1, and ALU will check the OP input when rising edge occurs (input changed to 1 from 0). The inputs used for the ALU parts are based on the last four digit of one's student number. In this case it would be: 5333. Hence, input A would be 53, while input B would be 33. The student_id does not serve any purpose for ALU.

Neg refers to the negative output of the 7-segment display, where the value would be a negative number when neg equals 1. The 8-bit is split into two 4-bit outputs, R1 and R2 respectively, since the seven digit segment requires 4-bit input.


VHDL Code:

```


1  library IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
3  use IEEE.NUMERIC_STD_UNSIGNED.ALL;
4  use IEEE.NUMERIC_STD.ALL;
5  Entity ALU2 is
6    Port(Clock: in std_logic;--input clock signal
7         A,B:in unsigned(7 downto 0); --8 bit inputs from latches A and B
8         student_id: in unsigned(3 downto 0); --4 bit student id from FSM
9         OP: in unsigned(15 downto 0); --16-bit selector for Operation from Decoder
10        Neg: out std_logic; --Is the result negative? set-ve bit output
11        R1: out unsigned(3 downto 0); --lower 4-bits of 8-bit Result Output
12        R2: out unsigned (0 downto 0); --higher 4-bits of 8-bit Result Output
13    end ALU2;
14  Architecture calculation of ALU2 is --temporary signal declaration
15    signal Reg1,Reg2,Result:unsigned(7 downto 0):=(others=>'0');
16    signal Reg4: unsigned(0 to 7);
17    begin
18      Reg1 <- A; --temporarily store A in Reg1 local variable
19      Reg2 <- B; --temporarily store B in Reg2 local variable
20      process(Clock,OP)
21      begin
22        If(rising_edge(Clock)) THEN --Do the calculation @ positive edge of clock cycle.
23        Case OP is
24          When "0000000000000001" => -1
25          When "0000000000000002" => -2
26          When "0000000000000003" => -3
27          When "0000000000000004" => -4
28          When "0000000000000005" => -5
29          When "0000000000000006" => -6
30          When "0000000000000007" => -7
31          When "0000000000000008" => -8
32          When "0000000000000009" => -9
33          When "000000000000000A" => -10
34          When "000000000000000B" => -11
35          When "000000000000000C" => -12
36          When "000000000000000D" => -13
37          When "000000000000000E" => -14
38          Else
39            Result <- Reg2;
40          End if;
41          Neg<='0';
42          When "000000000000000F" => -5
43          If(Reg2>Reg1) Then
44            Result <- Reg4; --ROR A by 2
45            Result(7) <- Reg1(1);
46            Result(6) <- Reg1(0);
47            Result(5) <- Reg1(7);
48            Result(4) <- Reg1(6);
49            Result(3) <- Reg1(5);
50            Result(2) <- Reg1(4);
51            Result(1) <- Reg1(3);
52            Result(0) <- Reg1(2);
53            Negc<='1';
54            When "000000000000100000" => -6
55            Result <- Reg4; --invert bit significance
56            Result(7) <- Reg2(0);
57            Result(6) <- Reg2(1);
58            Result(5) <- Reg2(3);
59            Result(4) <- Reg2(2);
60            Result(3) <- Reg2(4);
61            Result(2) <- Reg2(5);
62            Result(1) <- Reg2(6);
63            Result(0) <- Reg2(7);
64            Negc<='0';
65            When "00000000001000000" => -7
66            Result <- (Reg1 XOR Reg2); --boolean XOR
67            Negc<='0';
68            When "00000000010000000" => -8
69            Result <- ((Reg1 + Reg2)-4); --summation of A and B minus 4
70            When "000000000100000000" => -9
71            Result (7)<- Reg1(7); --all values are set to high bit
72            Result (6)<- Reg1(6);
73            Result (5)<- Reg1(5);
74            Result (4)<- Reg1(4);
75            Result (3)<- Reg1(3);
76            Result (2)<- Reg1(2);
77            Result (1)<- Reg1(1);
78            Result (0)<- Reg1(0);
79            Negc<='0';
80            When OTHERS =>
81              --don't care, do nothing
82              Result <- "-----";
83            End case;
84          End if;
85        End process;
86        R1 <- Result(3 downto 0); --Since the output seven segments can
87        R2 <- Result(7 downto 4); --only 4-bits, split the 8-bit to two 4-bits.
88      End calculation;

```


Circuit Diagram of ALU component (part 2):



Circuit Diagram of ALU part 2:



Waveform:



(Note: R_first and R_last are shifted by one block)

Arithmetic Logical Unit (ALU) - Part 3

The main purpose of the ALU in part 3 is to perform required operation based on a problem. There would be modifications in the VHDL code and block diagram for this part. Problem (a) is selected for part 3.

Part 3 problem (a):

- a) For each microcode instruction, display 'y' if the FSM output (**student_id**) is odd and 'n' otherwise

The final output would either be displayed as 'y' (yes) or 'n' (no). The inputs and outputs of the ALU in part 3 is different from the previous parts:

- Inputs
 - Clock
 - A
 - B
 - **student_id**
 - OP
- Output
 - Result

The purpose of the clock, two inputs (A and B), and OP are the same as the previous parts. The **student_id** serves a purpose in this part. The ALU would check whether the **student_id** is odd for each state, and would output "0001" if it is odd, and "0000" if it is not odd. The result would be an input for the modified 7-segment code, where the 4-bit would be converted into the 7-segment display for 'y' and 'n'.

ALU core operations for problem 3:

Function	Operation	Student #	Expected Results
1	If student # is odd, 'y'; else 'n'	5	y
2	If student # is odd, 'y'; else 'n'	0	n
3	If student # is odd, 'y'; else 'n'	1	y
4	If student # is odd, 'y'; else 'n'	0	n
5	If student # is odd, 'y'; else 'n'	8	n
6	If student # is odd, 'y'; else 'n'	5	y

7	If student # is odd, 'y'; else 'n'	3	y
8	If student # is odd, 'y'; else 'n'	3	y
9	If student # is odd, 'y'; else 'n'	3	y


VHDL Code:

```


1  library ieee;
2  use ieee.std_logic_1164.all;
3  use ieee.numeric_std.all;
4  use ieee.math_real.all;
5  entity ALU3 is
6  port(clock : in std_logic;
7  A,B: in unsigned(7 downto 0);
8  student_id : in unsigned(3 downto 0);
9  OP: in unsigned(15 downto 0);
10  Res : out unsigned(3 downto 0));
11 end ALU3;
12 architecture calculation of ALU3 is
13 signal Res: unsigned(7 downto 0):=(others=>'0');
14 signal Reg4 : unsigned(0 to 7);
15
16 begin
17 process(clock,OP)
18 begin
19 if(rising_edge(clock)) then
20 case OP is
21 when "0000000000000001"=>
22 if (student_id(0) = NOT'0') then
23 Res <= ("00000001");
24 else
25 Res <= "00000000";
26 end if;
27 when "0000000000000010"=>
28 if (student_id(0) = NOT'0') then
29 Res <= "00000001";
30 else
31 Res <= "00000000";
32 end if;
33
34 when "0000000000001000"=>
35 if (student_id(0) = NOT'0') then
36 Res <= "00000001";
37 else
38 Res <= "00000000";
39 end if;
40
41 when "0000000000000100"=>--complete 4 if one is greater than the other
42 if (student_id(0) = NOT'0') then
43 Res <= "00000001";
44 else
45 Res <= "00000000";
46 end if;
47
48 when "0000000000001000"=>
49 if (student_id(0) = NOT'0') then
50 Res <= "00000001";
51 else
52 Res <= "00000000";
53 end if;
54
55 when "00000000000010000"=>
56 if (student_id(0) = NOT'0') then
57 Res <= "00000001";
58 else
59 Res <= "00000000";
60 end if;
61
62 when "0000000000100000"=>
63 if (student_id(0) = NOT'0') then
64 Res <= "00000001";
65 else
66 Res <= "00000000";
67
68 end if;
69
70 when "0000000001000000"=>
71 if (student_id(0) = NOT'0') then
72 Res <= "00000001";
73 else
74 Res <= "00000000";
75 end if;
76
77 when "00000000010000000"=>
78 if (student_id(0) = NOT '0') then
79 Res <= "00000001";
80 else
81 Res <= "00000000";
82 end if;
83
84 when Others=> Result <= "----";
85 end case;
86 end if;
87 end process;
88 Result <= Res(3 downto 0);
89 end calculation;

```


Circuit Diagram of ALU component (part 3):



Circuit Diagram of ALU part 3:



Waveform:



(Note: R_first and R_last are shifted by one block)

Conclusion

In conclusion, the main objective of lab 6 was to create three variations of ALU with the knowledge of previous lab experiments. Each individual components were able to work together to build a processor. The VHDL codes, block diagram, and the waveforms were successfully created and displayed correct values, other than the ALU result being shifted by one block. Hence, the lab was completed successfully.