SRM Institute of Science and Technology
College of Engineering and Technology
SCHOOL OF COMPUTING
Department of Computing Technologies
SRM Nagar, Kattankulathur – 603203, Chengalpattu District, Tamil Nadu

Mode of
OFFLINE

Academic Year: 2024-25 (ODD)


Reg.No | R | A | 2 | 3 | 1 | 0 | 0 | 4 | 0 | 1 |

Part – B (4 x 4 = 16 Marks) Instructions: Answer any 4					
11	Compare the different mapping schemes utilized in cache design.	4	2	4	2
12	Outline the architecture of Single Bus Organization processors.	4	2	4	2
13	What are the key features and components of the Multibus Architecture processor	4	2	4	2
14	List the applications and advantages of parallel processing.	4	2	5	2
15	State the purpose and functionality of the Thumb instruction set in ARM processors.	4	2	5	2
Part – C (2 x 12 = 24 Marks)					
16	Describe the Microprogrammed control unit with diagram and list out the control signals.	12	3	4	2
	OR				
17	Demonstrate the control sequences involved in the complete execution of "ADD R4,R5,R6" in multi bus environment with diagram.	12	3	4	2
18	Analyze the classification of parallel architecture that is determined by the multiplicity of instruction streams and data streams in a computer system.	12	3	5	2
	OR				
19	Explain the operations of the Memory Load and Store instructions in ARM processors and their impact on data handling.	12	3	5	2

***Performance Indicators are available separately for Computer Science and Engineering in AICTE examination reforms policy.**

Course Outcome (CO) and Bloom's level (BL) Coverage in Questions





Course Coordinator