FUNDAMENTAL OF LOGIC DESIGN
TRINH VAN LOAN

1

# CONTENTS

- \* 1. Number Systems
- × 2. Switching Algebra and Logic Circuits
- 3. Combinational Logic Ciruits
- \* 4. Sequential Circuits

REFERENCES

- Introduction to Logic Design, 2nd Edition, Alan B. Marcovitz, McGraw-Hill, 2005
- Complete Digital Design A Comprehensive Guide to Digital Electronics and Computer System Architecture, Mark Balch, McGraw-Hill, 2003
- ★ Electronic Digital Design Fundamentals, 2<sup>nd</sup> Edition, Kenneth J. Breeding, Prentice Hall, 1992
- Fundamentals of Digital Logic with VHDL, Stephen Brown, Zvonko Vranesic, McGraw-Hill, 2005
- Verilog HDL A Guide to Digital Design and Synthesis. 2nd Edition, Samir Palnitkar, Prentice Hall, 2007

2

# 1.NUMBER SYSTEMS

- Digital systems: all of the signals are represented by discrete values (computers, calculators, most electronic systems)
- Digital systems usually operate with two-valued signals (0 and 1).
- \* Two-valued systems are more reliable
- The design of digital systems is referred to as logic design

3

Δ

### A BRIEF REVIEW OF NUMBER SYSTEMS

Integers are normally written using a positional number system, each digit represents the coefficient in a power series

series  $N = a_{n-1}b^{n-1} + a_{n-2}b^{n-2} + ... + a_2b^2 + a_1b + a_0$ 

n: number of digit, b: base (or radix), a: coefficients

 $0 \le a_i < b$ 

Decimal: b=10, a:0...9

★ Binary: b=2, a: 0,1

× Octal: b=8

Hexadecimal: b=16, a:0...15, the digits above 9: the first six letters of the alphabet (upper case) A, B, C, D, E, F

5

### **CONVERSION BETWEEN BASES**

- \* Binary, Octal, Hexadecimal conversion
  - + From binary to octal:
    - × Group 3-bit groups from right to left.
    - × Replace each group by octal digit with the same value.

$$(110111010011)_2 = 110 111 7 010 011$$
  
=  $(6723)_8$ 

### **CONVERSION BETWEEN BASES**

**x** Base *b* to base 10 conversion

$$N_{(b)} = a_n a_{n-1} a_{n-2} ... a_1 a_0$$

$$N_{(10)} = a_n .b^n + a_{n-1} .b^{n-1} + ... + a_1 .b^1 + a_0 .b^0$$

$$(110101)_2 = 1.2^5 + 1.2^4 + 0.2^3 + 1.2^2 + 0.2^1 + 1.2^0$$

$$= (32)_{10} + (16)_{10} + (4)_{10} + (1)_{10} = (53)_{10}$$

$$(73)_8 = 7.8^1 + 3.8^0 = (56)_{10} + (3)_{10} = (59)_{10}$$

$$(32AF)_{16}$$
 = 3.16<sup>3</sup>+2.16<sup>2</sup>+A.16<sup>1</sup>+F.16<sup>0</sup>  
=  $(12288)_{10}$ + $(512)_{10}$ + $(160)_{10}$ + $(15)_{10}$   
=  $(12975)_{10}$ 

6

### **CONVERSION BETWEEN BASES**

- + From binary to hexadecimal:
  - × Group 4-bit groups from right to left.
  - × Replace each group by hexadecimal digit with the same value.

$$(11101110001011001)_2$$
=\frac{0001}{1} \frac{1101}{D} \frac{1100}{C} \frac{0101}{5} \frac{1001}{9}
= (1DC59)\_{16}

7

# **CONVERSION BETWEEN BASES**

- + From base 2<sup>n</sup> to binary:
  - × Each digit is assigned a group of *n* bits
  - x The equivalent binary number is obtained by concatenating these groups.

$$(4736)_8 = 4 7 3 6$$

$$(12A7F)_{16} = 1 2 A 7 F$$

9

# **BINARY ADDITION**

\* To compute the sum of two binary numbers, say

0110 6

0111 +7

as we do in decimal, we add one digit at a time, producing a sum and a carry to the next bit. We have and addition table for binary

0+0=0

0+1=1

1+0=1

1+1=10

**CONVERSION BETWEEN BASES** 

+ From base k to base j:

x If k and j are power of 2, to make an intermediate conversion to the binary equivalent:

base 8 → binary→ hexadecimal

x If not, using decimal as an intermediate conversion:

base  $5 \rightarrow \text{decimal} \rightarrow \text{binary}$ 

**BINARY ADDITION** 

× One-bit adder

10

				1   1   1   1   1   1
а	b	C <sub>In</sub>	Cout	(y)
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1

### SIGNED NUMBERS

- Positive integers referred to as unsigned numbers
- Computers must deal with signed numbers (both) positive and negative numbers)
- \* To use the first bit of a number as a sign indicator (0 for positive, 1 for negative) and the remaining bits for magnitude
- In a 4-bit system

$$-5 \rightarrow 1101 -3 \rightarrow 1011$$

With 3 bits for magnitude, the range of numbers available would be from -7 to +7

13

# SIGNED NUMBERS-TWO'S COMPLEMENT

- Signed binary numbers are nearly always stored in two's complement format
- The leading bit is still the sign bit (0 for positive)
- Positive numbers (and zero) are stored in normal binary
- The negative number, –a, is stored as the binary equivalent of 2<sup>n</sup>- a in an *n*-bit system.
- In a 4-bit system, -3 is stored as the binary for 16-3=13, 1101
- The largest number can be stored: 2<sup>n-1</sup> 1
- The most negative number can be stored:  $-2^{n-1}$

# SIGNED NUMBERS

- \* This representation has both a positive (0000) and negative (1000) zero
- The major problem with signed-magitude is the complexity of arithmetic

$$\frac{+3}{+8}$$
  $\frac{-3}{-8}$   $\frac{-3}{+2}$   $\frac{+3}{-2}$   $\frac{+5}{+2}$   $\frac{-5}{-2}$ 

- When the signs of the two operands are the same, we just add the magnitudes and retain the sign
- For other examples, we must determine which is the larger magnitude then subtract the smaller from the larger and finally attach the sign of the larger magnitude

14

# SIGNED NUMBERS-TWO'S COMPLEMENT

- Three- step approach to find the storage format for negative number in two's complement
- Find the binary equivalent of the magnitude

-5: 1011

Complement each bit (change 0's to 1's, 1's to 0's)

There is no negative zero. In two's complement addition, the carry out of the most significant bit is ignored

-1: 1111

0000

# SIGNED NUMBERS-TWO'S COMPLEMENT

- To find the magnitude of a negative number stored in two's complement format
- 1. Bit by bit complement (change 0's to 1's, 1's to 0's)
- 2. Add 1

-5 -1 1111 1. 0100 1. 0000 2. 1 2. 1 5: 0101 1: 0001

17

# SIGNED NUMBERS-TWO'S COMPLEMENT

\* Addition and Subtraction Using Two's Complement

Subtraction is accomplished by first taking the two's complement of the second operand, and then adding.

a - b is computed as a + (-b)

Consider the computation of 7 - 5

19

# SIGNED NUMBERS-TWO'S COMPLEMENT

Addition and Subtraction Using Two's Complement

To add any two numbers, no matter what the sign of each is, just to do binary addition on their representation

18

### **BINARY-CODED DECIMAL REPRESENTATION**

In BCD, we use four bits (a nible) to represent each of the decimal digit 0 through 9.

	, ,	1.0
0	0000	0000
1	0001	0001
2	0010	0010
3	0011	0011
4	0100	0100
5	0101	0101
6	0110	0110
7	0111	0111
8	1000	1000
9	1001	1001
10	1010	0001 0000
11	1011	0001 0001
12	1100	0001 0010
13	1101	0001 0011
14	1110	0001 0100
15	1111	0001 0101

Decimal Binary

### **BINARY-CODED DECIMAL REPRESENTATION**

Decimal-to-BCD conversion: each decimal digit is represented by its corresponding BCD nibble Conversion (3729)<sub>10</sub> to BCD

$$(3729)_{10} = \underbrace{3}_{0011} \underbrace{7}_{0111} \underbrace{2}_{0010} \underbrace{9}_{1001}$$

BCD-to-Decimal conversion: to partition the binary pattern into groups of four bits each

Conversion (1001001101010001)  $_{\mbox{\scriptsize BCD}}$  to decimal

$$\frac{1001}{9} \, \frac{0011}{3} \, \frac{0101}{5} \, \frac{0001}{1}$$

21

# **DEFINITION OF SWITCHING ALGEBRA**

- \* We first define the three operators of switching algebra:
- OR (written as +) a+b (a OR b) is 1 if and only if a=1 or b=1 or both
- AND (written as . or simply two variables catenated)
   a.b=ab (a AND b) is 1 if only if a=1 and b=1
- × NOT (written —)  $\overline{a}$  (NOT a) is 1 if and only if a=0
- Operator hierarchy: We always perform the NOT operator first, followed by AND and then OR, in the absence of parentheses. If there are parentheses, the expressions within them are evaluated first

2. SWITCHING ALGEBRA AND LOGIC CIRCUITS

- Each gate is defined by an algebraic expression specifying the output in terms of the input
- \* Algebra allows us to simplify this expression
- We can use Boolean algebra as a tool to analyze and design digital circuits
- Switching algebra is binary, all variables and functions take on one of two values, 0 and 1

22

### **DEFINITION OF SWITCHING ALGEBRA**

- Truth table: a listing of all the possible input combinations and the value of each of the outputs for each of these input combinations
- Truth tables for the three operators

а	b	a+b
0	0	0
0	1	1
1	0	1
1	1	1

	а	b	ab
	0	0	0
	0	1	0
	1	0	0
	1	1	1

а	a				
0	1				
1	0				
11111111					

23

### BASIC PROPERTIES OF SWITCHING ALGEBRA

- Commutative a+b=b+aab=ba
- × Associative a+(b+c)=(a+b)+c a(bc)=(ab)c
- × Identity a+0=a a.1=a
- × Null a+1=1 a.0 = 0
- $a.\bar{a}=0$ a+a=1Complement
- Idempotency a+a=a aa=a
- Involution a = a
- Distributive a(b+c)=ab+aca+bc=(a+b)(a+c)
- Adjacency  $ab + a\overline{b} = a$  $(a+b)(a+\overline{b})=a$  $a(\overline{a} + b) = ab'$ a + ab = a + bSimplification
- DeMorgan's theorem  $(\overline{a+b}) = \overline{ab}$ ,  $\overline{ab} = \overline{a+b}$

25

# MANIPULATION OF ALGEBRAIC FUNCTIONS

\* Sum of products (SOP) expression: one or more product terms connected by OR operators

wxyz + wxyz + wxyz + wxyz (4 product terms) X + WY + WXYZ(3 product terms)

wy (1 product term)

(1 product term)

Canonical sum or sum of standard product terms: a sum of products expression where all of the terms are standard product terms

WXVZ + WXVZ + WXVZ + WXVZ

MANIPULATION OF ALGEBRAIC FUNCTIONS

- Literal: the apperance of a variable or its complement.
- Product term: one or more literals connected by AND operators

The expression  $a\overline{b} + b\overline{c}d + \overline{a}d + \overline{e}$  contains 8 literals and 4 product terms

Standard product term or minterm: a product term that includes each variable of the problem either uncomplemented or complemented

For a function of 4 variables, w, x, y, and z:

wxyz and wxyz are minterms, but wyz is not

# MANIPULATION OF ALGEBRAIC FUNCTIONS

\* Minimum sum of products expression: one of those SOP expressions for function that has the fewest number of product terms with the fewest number of literals

$$xyz + xy\overline{z} + x\overline{yz} + x\overline{yz} + x\overline{yz} + x\overline{yz}$$
 (1) 5 terms, 15 literals

$$\overline{x}y + x\overline{y} + xyz$$
 (2) 3 terms, 7 literals

$$xy + xy + xz$$
 (3) 3 terms, 6 literals

$$\overline{xy} + x\overline{y} + y\overline{z}$$
 (4) 3 terms, 6 literals

Expressions (3) and (4) are minima

27

28

26

# MANIPULATION OF ALGEBRAIC FUNCTIONS

- Sum term: one or more literals connected by OR operators
- Standard sum term or maxterm: a sum term that includes each variables of the problem either uncomplemented or complemented

For a function of 4 variables w, x, y, and z, the terms w+x+y+z and  $w+x+y+\overline{z}$  are standard sum terms but  $w+\overline{y}+z$  is not

 Product of sum (POS) expression: one or more sum terms connected by AND operators

$$(\overline{w}+x)(w+y)$$
,  $w(x+y)$  2 terms  
  $w+x$ ,  $x$  1 term

29

29

### FROM THE TRUTH TABLE TO ALGEBRAIC EXPRESSIONS

Each row of the truth table corresponds to a product term. A sum of products expression is formed by ORing those product terms corresponding to rows of the truth table for which the function is 1

$$f(a,b) = \overline{a}b + a\overline{b} = (a+b)(\overline{a}+\overline{b})$$

$$= m_1 + m_2$$

$$= \sum m(1,2)$$

$$0 \quad 1 \quad 1$$

$$1 \quad 0 \quad 1$$

$$1 \quad 1 \quad 0$$

$$= m_0 + m_3$$

$$= \sum m(0,3)$$

# MANIPULATION OF ALGEBRAIC FUNCTIONS

Canonical product or product of standard sum terms: a product of sum expression where all of the terms are standard sum term.

$$(\overline{w} + x + y + \overline{z})(w + \overline{x} + \overline{y} + \overline{z})$$

Minimum is defined the same way for both POS and SOP. The expression with the fewest number of terms and the fewest number of literals.

30

30

	/////////		
а	b	С	f(a,b,c)
0	0	0	1
0	0	1	0
0	1	0	1
0	1	1	1
1	0	0	0
1	0	1	0
1	1	0	1
1	1	1	0

$$f(a,b,c) = \bar{a} \, \bar{b} \, \bar{c} \dots = \sum m(0,2,3,6)$$

$$f(a,b,c) = (a+b+\bar{c})(\ )(\ )(\ )$$

$$= \prod M(1,4,5,7)$$

31

### **DON'T CARE CONDITIONS**

- In some systems, the value of the output is specified for only some of the input conditions (incompletely specified function)
- For the remaining input combinations, it does not matter what the output is, that is, we don't care.
- In a truth table, don't cares are indicated by an X (some of literature uses d)

	IIIII						
а	b	f	а	b	f <sub>1</sub>	$f_2$	
	0		0	0	1	1	$f(a,b) = \sum m(0,1,2) + \sum d(3)$
0	1	1	0	1	1	1	. (0,2)(0,2,2)(0)
1	0	1	1	0	1	1	
1	1	х	1	1	0	1	

33

# SIMPLIFICATION OF ALGEBRAIC EXPRESSIONS

$$(x+y)(x+y+\overline{z})+\overline{y}=(x+y)+\overline{y}=1$$

 $\star$   $t_1$  and  $t_2$  represent product terms

$$at_1 + at_2 + t_1t_2 = at_1 + at_2 + t_1t_2(a + a)$$
  
=  $at_1 + at_2$ 

Properties always appear in dual pairs. To obtain the dual of a property, interchange OR and AND, and the constants 0 and 1,

0 and 1.  $(a+t_1)(\bar{a}+t_2)(t_1+t_2) = (a+t_1)(\bar{a}+t_2)$ 

\* The principle of duality states that if an equation is always valid in Boolean algebra, its dual is also valid.

### SIMPLIFICATION OF ALGEBRAIC EXPRESSIONS

The following properties are the ones most likely to reduce the number of terms or literals:

$$ab + a\overline{b} = a$$
  $(a+b)(a+\overline{b}) = a$   
 $a+ab = a+b$   $a(a+b) = ab$   
 $a+ab = a$   $a(a+b) = a$ 

 $\times$  Some examples  $wx + wxy + \overline{w}yz + \overline{w}yz + \overline{w}xyz =$ 

$$(wx + wxy) + (\overline{w}yz + \overline{w}yz) + \overline{w}xy\overline{z} =$$

$$wx + \overline{w}(z + xy\overline{z}) = wx + \overline{w}(z + xy)$$

$$= \overline{w}z + x(w + \overline{w}y)$$

$$= \overline{w}z + x(w + y)$$


34

### THE KARNAUGH MAP

- The algebraic methods allow us, in theory, to simplify any function. However, there is no formal method, the approach is totally heuristic, depending heavily on experience.
- An approach is easier to implement, Karnaugh map (K-map). This is a graphical approach to finding suitable product terms for use in sum of product expressions

# THE KARNAUGH MAP

The K-map consists of one square for each possible minterm in a function. A two-variable map has 4 squares, a three-variable map has 8 squares, and a four-variable map has 16 squares



37

# THE KARNAUGH MAP

A prime implicant is an implicant that is not fully contained in any one other implicant. Each of the product terms obtained by grouping of 1s in the K-map is called a prime implicant. It is a candidate to be a term in the minimized function


ABCD, ABC, ABD, CD

An essential prime implicant is a prime implicant that includes at least one 1 that

is not included in any other prime implicant.

<u>ABCD</u>, ABC, CD: essential prime implicants

The term essential is derived from the idea that we must use that PI in any minimum sum of products expression



# THE KARNAUGH MAP

An implicant of a function is a product term that can be used in a SOP expression for that function. An implicant is a rectangle of 1,2,4,8,...(any power of 2)1's. That rectangle may not include any 0's. All minterms are implicants. An implicant covers

AB		01		10	
00	1		1		
01	////	$\parallel \parallel \parallel$	1	Ш	
11	1	1	1	1	
10	Ш		Ш		

Minterms	Group of 2	Group of 4
ABCD	ĀCD	CD
ABCD	BCD	
ABCD	ACD	
ABCD	BCD	
ABCD	ABC	
ABCD	ABD	
ABCD		38

38

### THE KARNAUGH MAP

- \* Minimum SOP expressions using K-map
- 1. Find all essential PI. Circle them on the map and mark the minterm(s) that make them essential with an asterisk (\*). It is usually quickest to start with the most isolated 1's, that is, those that have the fewest adjacent squares with 1's in them.
- Find enough other PI to cover the function. Do this using two criteria:
  - a) Choose a PI that covers as many new 1's (that is, those not already covered by a chosen PI)
  - b) Avoid leaving isolated uncovered 1's
- If we group 2<sup>n</sup> adjacent 1s, we can eliminate *n* literals.

THE KARNAUGH MAP

\* Examples  $m_0$  has no adjacent 1's, therefore  $\overline{ABCD}$  is a PI and an EPI  $m_{12}$  has only one adjacent 1 and thus  $AB\overline{C}$  is essential  $F = \overline{ABCD} + AB\overline{C} + CD$ 

41

THE KARNAUGH MAP - DON'T CARE From the point of view of finding prime implicants, X's (don't care) are treated as 1's  $F = BD + \overline{ACD}$  (1)  $F = BD + \overline{ACD} + A\overline{BC}$  (2)  $F = BD + \overline{ACD} + A\overline{BC} + A\overline{BD}$  (3) 00 01 11 10 01 00 11 01 1\* 11 10

THE KARNAUGH MAP - DON'T CARE From the point of view of finding prime implicants, X's (don't care) are treated as 1's Don't cares (X's) do not make a essenţial prime implicant There are two esssential prime implicants CD 00 01 11 10 BD and ACD 01 1 The group of four don't cares  $\overline{\Delta R}$ is a prime implicant but it is not essential 11 (since it does not cover any 1's not covered 10 by some other prime implicant) F = BD + ACD

42

# THE KARNAUGH MAP

\* Minimum POS expressions using K-map

Finding a minimum POS expression requires no new theory

- Map the complement of the function (If there is already a map for the function, replace all 0's by 1's, replace all 1's by 0's and leave X's unchanged)
- Find the minimum SOP expression for the complement of the function (using the techniques described)
- Use DeMorgan's theorem to complement that expression, producing a product of sums expression

THE KARNAUGH MAP

**Example**  $F(A,B,C,D) = \prod M(0,1,4,5,10,11,14)$  $\overline{F}(A,B,C,D) = \sum m(2,3,6,7,8,9,12,13,15)$ 

There are two equally good solutions  $\overline{F} = A\overline{C} + \overline{AC} + ABD$ 

$$F = AC + AC + ABD$$
  
 $\overline{F} = A\overline{C} + \overline{AC} + BCD$ 

We can complement these solutions to get the two minimum POS solutions  $F = (\overline{A} + C)(A + \overline{C})(\overline{A} + \overline{B} + \overline{D})$ 

olutions 
$$_{1}$$
 $\overline{B}+\overline{D}$ )

 $F = (\overline{A} + C)(A + \overline{C})(\overline{B} + \overline{C} + \overline{D})$ 

01

00 01 11 10

1

1

45

46

A=0 A=1 01 11 10 10 8 24 28 20 00 12 16 29 21 01 13 25 11 15 11 27 31 23 19 14 10 26 30 22

		۸.	=0			A=	-1		
BC DE	00		=0 11	10	10	11		00	
00		1	1	1	1				
01			1	1	1	1			
11									
10	IIII								

47

### QUINE-McCLUSKEY METHOD

- The Quine-McCluskey method is computerized and effective for a larger number of variables than K map
- \* This method uses the following steps:
- First, the minterms (and don't cares) of the function are classified into groups so that each term in a group contains the same number of 1s in the binary representation of the term
- 2. Then the groups formed in step 1 are arranged in the increasing order of number of 1s. Let the number of groups be *n*
- Each minterm in the group i (i=0 to n-1) is compared with those in group (i+1); if the two terms are adjacent, a combined term is formed. The variable thus eliminated is represented as "-"in the combined term

49

# **QUINE-McCLUSKEY METHOD**

- **Example 1**  $F(A,B,C,D,E,F) = \sum_{i} m(0,2,6,7,8,10,12,14,15,41)$
- \* Steps 1, 2:

Each minterm and don't care is expanded into binary form, and groups of terms with the same number of 1s are formed. The groups are arranged in the order of increasing number of 1s. The don't cares are treated as equivalent to minterms until the selection of PIs in step 5

0	000000	Group 0: terms with no 1s
2	000010	Group 1: terms with one 1
8	001000	
6	000110	Group 2: terms with two 1s
10	001010	
12	001100	
7	000111	Group 3: terms with three 1s
14	001110	
41	101001	
15	001111	Group 4: terms with four 1s

# **QUINE-McCLUSKEY METHOD**

- 4. The matching operation of step 3 is repeated on the combined terms until no more combinations can be done. Each combined term in the final list is a PI
- 5. A PI chart is then constructed, in which there is one column for each minterm (don't cares are not listed) and one row for each PI. An X in a row-column intersection indicates that the PI corresponding to the row covers the minterm corresponding to the column
- 6. Then all the essential PIs (i.e., the PIs that cover at least one minterm not covered by any other PI) are located
- 7. A minimum number of PIs from the remaining ones are selected to cover those minterms not covered by the essential PIs
- 8. The set of PIs thus selected forms the minimum function

50

### QUINE-McCLUSKEY METHOD

× Steps 3,4:

minterm
in the
group i
(i=0 to n-1)
is compared
with those
in group (i+1)

ĺ	<b>√</b> 0	000000	√(0,2)	0000-0	(0,2,8,10)	١
h	√ 2	000010	<b>√</b> (0,8)	00-000	(2,6,10,14)	
h	√ 8	001000	√(2,6)	000-10	(8,12,10,14)	
l	<b>√</b> 6	000110	√(2,10)	00-010	(6,7,14,15)	
/	<b>√</b> 10	001010	√(8,10)	0010-0		
/	<b>√</b> 12	001100	√(8,12)	001-00		
I	√7	000111	√(6,7)	00011-		
h	<b>√</b> 14	001110	√(6,14)	00-110		
1	41	101001	<b>√</b> (10,14)	001-10		
ı	<b>√</b> 15	001111	√(12,14)	0011-0		
ı			√(7,15)	00-111		

√(14,15) 00111-

51 52

00-0-0

00--10

001--0

00-11-

QUINE-McC	LUS	KE	ΥN	1ET	НО	D				
× Steps 5,6: Draw	v a Pl	chart	and s	elect E	ΕΡΙ					
	<b>✓</b>	<b>✓</b>	<b>✓</b>	<b>✓</b>	<b>✓</b>	<b>✓</b>	1	1	1	<b>✓</b>
	0	2	6	7	8	10	12	14	15	41
*PI <sub>1</sub> (41)		IIII	Ш							8
*PI <sub>2</sub> (0,2,8,10)	8	х			х	х				
PI <sub>3</sub> (2,6,10,14)		х	х			х		х		
*PI <sub>4</sub> (8,10,12,14)					х	х	8	х		

QUINE-McCLUSKEY METHOD

\* Steps 7. 8: The set of Pls selected forms the minimum function

 $F(A,B,C,D,E,F) = Pl_1 + Pl_2 + Pl_4 + Pl_5$  = 101001 + 00-0-0 + 001-0 + 00-11-0  $= A\overline{B}C\overline{D}EF + \overline{A}B\overline{D}F + \overline{A}B\overline{C}F + \overline{A}B\overline{D}E$ 

53

54

# **QUINE-McCLUSKEY METHOD**

× Example 2

\*PI<sub>5</sub>(6,7,14,15)

 $F(A,B,C,D) = \overline{ABCD} + B\overline{C}D + ACD + \overline{ABCD} + \overline{ABCD}$ 

Don't care:  $\overline{A}D$ 

**QUINE-McCLUSKEY METHOD** 

\* Steps 1,2,3,4:

**√**0 0000 **√**(0,1) 000-(0,1,2,3) **√** 1 0001 **√**(0,2) 00-0 (1,5,3,7) 0--1 **√**(1,3) 00-1 (3,7,11,15) ✓ 2 0010 √ 3 0011 **√**(1,5) 0-01 (5,7,13,15) -1-1 **√**(2,3) 001-✓ 5 0101 **√** 7 0111 **√**(3,7) 0-11 **√** 11 | 1011 **√**(3,11) -011 **√**(5,7) 01-1 ✓ 13 | 1101 **√**(5,13) -101 √ 15 1111 **√**(7,15) -111 **√**(11,15) 1-11 **√**(13,15) 11-1

55

Steps 5,6,7,8	10000	<b>√</b> 0	√2	<b>√</b> 11	√ 13	✓ 15
	*PI <sub>1</sub> (0,1,2,3)	8	8			
	Pl <sub>2</sub> (1,3,5,7)					
	*PI <sub>3</sub> (3,7,11,15)			8		x
	*PI <sub>4</sub> (5,7,13,15)				8	х

QUINE-McCLUSKEY METHOD

\* Example 3  $F(A, B, C, D) = \sum m(0, 2, 4, 5, 6, 9, 10) + \sum d(7, 11, 12, 13, 14, 15)$ 

58

57

**QUINE-McCLUSKEY METHOD** Steps 1 and 2 Group 0: terms with no 1s 0010 Group 1: terms with one 1 0100 0101 0110 1001 Group 2: terms with two 1s 10 1010 1100 1011 Group 3: terms with three 1s 1101 1111 Group 4: terms with four 1s

**QUINE-McCLUSKEY METHOD** Obtained by matching groups 0 and 1 0010 0-00 0100 √(2-6) 0-10 × Step 3 0101 √(2-10) -010 0110 √(4-5) 010-Obtained by matching groups 1 and 2 1001 √(4-6) 01-0 ✓ 10 1010 √(4-12) ✓ 12 1100 **√**(6-7) 011-✓ 13 1101 √(6-14) -110 √ 14 1110 √(9-11) 10-1 Obtained by matching groups 2 and 3 ✓ 15 1111 √(9**-**13) 1-01 **√**(10-11) 101-**√**(10-14) 1-10 √(12-13) 110-√(12-14) √(7-15) -111 **√**(11-15) 1-11 Obtained by matching groups 3 and 4 **√**(13-15) 11-1

# QUINE-McCLUSKEY METHOD

× Step 4

(0,2,4,6)	00	Same as (0,4,2,6)
(2,6,10,14)	10	Same as (2,10,6,4)
√(4,5,6,7)	01	Same as (4,6,5,7)
√(4,5,12,13)	-10-	Same as (4,12,5,13)
<b>√</b> (4,6,12,14)	-1-0	Same as (4,12,6,14)
√(5,7,13,15)	-1-1	Same as (5,13,7,15)
√(6,7,14,15)	-11-	Same as (6,14,7,15)
(9,11,13,15)	11	Same as 9,13,11,15)
(10,11,14,15)	1-1-	Same as (10,14,11,15)
<b>√</b> (12,13,14,15)	11	Same as (12,14,13,15)

61

# **QUINE-McCLUSKEY METHOD**

× Step 4:

PI <sub>1</sub> (0,2,4,6)	00
PI <sub>2</sub> (2,6,10,14)	10
PI <sub>3</sub> (4,5,6,7,12,13,14,15)	-1
PI <sub>4</sub> (9,11,13,15)	11
PI <sub>5</sub> (10,11,14,15)	1-1-

\* No other combinations are possible. Hence, the five terms above are PI

# QUINE-McCLUSKEY METHOD

Step 4: To repeat the comparison between the three group obtained to derive additional combinations. No combinations are possible between the first two groups. (2,6,10,14) in the 2<sup>nd</sup> group cannot be combined with any term in the 3<sup>rd</sup> group. Two term in the 3<sup>rd</sup> group do not combine with any term.

(0,2,4,6)	00		
(2,6,10,14)	10	(4,5,12,13,6,7,14,15)	-1
✓ (4,5,6,7)	01	(4,6,12,14,5,7,13,15)	-1
√(4,5,12,13)	-10-	(4,5,6,7,12,13,14,15)	-1
√(4,6,12,14)	-1-0		
√(5,7,13,15)	-1-1		1111111
√(6,7,14,15)	-11-		
(9,11,13,15)	11		
(10,11,14,15)	1-1-		
√ (12,13,14,15)	11		

62

# **QUINE-McCLUSKEY METHOD**

Step 5 and 6: To draw a PI chart in which one row corresponding to each PI and one column corresponding to each term. Don't cares are ignored

111111111111111111111111111111111111111	✓	1	✓	✓	✓	1	✓
(//////////////////////////////////////	0	2	4	5	6	9	10
*PI <sub>1</sub> : 00	8	x	х		x		HEEL
Pl <sub>2</sub> :10	///////	х			х		х
*PI <sub>3</sub> : -1	IIIIIII	111111	х	8	х		
*Pl <sub>4</sub> : 11	IIIIII		1444			8	
PI <sub>5</sub> : 1-1-	//////						х

× Pl<sub>1</sub>, Pl<sub>3</sub>,Pl<sub>4</sub> are essential

# QUINE-McCLUSKEY METHOD

- Step 7: Once Pl<sub>1</sub>, Pl<sub>3</sub> and Pl<sub>4</sub> are selected, all the minterms except 10 are covered. To covered the minterm 10 we can select either Pl<sub>2</sub> or Pl<sub>5</sub>, since they contribute the same number of literals
- \* Step 8: The reduced function is

$$F(A,B,C,D) = Pl_1 + Pl_3 + Pl_4 + Pl_2 \text{ or } Pl_5$$

$$= 0 - - 0 + -1 - - + 1 - -1 + --10 \text{ OR } 1 - 1 -$$

$$= \overline{AD} + B + AD + C\overline{D} \text{ or } AC$$

65

67

DIGITAL LOGIC IMPLEMENTATION

\* Graphic symbols of the eight standard gates

AND

OR

NOT

A

B

Out

A

Out

A

Out

A

F

Out

A

F

Out

A


**DIGITAL LOGIC IMPLEMENTATION** 


- Logic circuits that perform logical operations such as AND, OR, and NOT are called gates
- A gate is a block of hardware that produces a logic 0 or a logic 1 output signal in response to binary signals applied to its inputs
- Eight functions are implemented as standard logic gates: AND, OR, NOT (complement), transfer, NAND, NOR, XOR and equivalence (XNOR)

66

68

# DIGITAL LOGIC IMPLEMENTATION





69


COMBINATIONAL LOGIC CIRCUITS

Design Procedure

70

- The design of combinational circuits starts with a word description of the problem and ends with a circuit logic diagram. In general, the design procedure involves the following steps:
- 1. State the problem
- 2. Assign letter symbols to the input variables and the output functions
- Derive the truth tables that define the relationship between the inputs and the outputs
- 4. Obtain Boolean expressions for each output
- 5. Simplify (minimize) the Boolean expressions
- 6. Draw the circuit logic diagram


71 72



COMBINATIONAL LOGIC CIRCUITS \* Arithmetic Circuits b S c + Adders × Half-adder (HA) 1 0 S=a⊕b c = abS (sum) C (carry)

+ Adde	rs	c <sub>3</sub>		C <sub>2</sub>		C <sub>1</sub>		co
A =		a <sub>3</sub>		a <sub>2</sub>		a <sub>1</sub>		a <sub>o</sub>
B=		bз		b <sub>2</sub>		<b>b</b> <sub>1</sub>		b <sub>o</sub>
	C <sub>4</sub>	S <sub>3</sub>	c <sub>3</sub>	S <sub>2</sub>	c <sub>2</sub>	Sı	c <sub>1</sub>	S <sub>0</sub>
Result	S <sub>4</sub>	S <sub>3</sub>		S <sub>2</sub>		S <sub>1</sub>		So


**COMBINATIONAL LOGIC CIRCUITS** \* Adders Si b<sub>i</sub> + Full-adder (FA) 



**COMBINATIONAL LOGIC CIRCUITS** + Full-adder (FA)

78

80



# **COMBINATIONAL LOGIC CIRCUITS**

Look-Ahead Carry Adders

For n-bit parallel adder, the carry signal must propagate through the n full-adder modules. The values at the output terminals will not be correct unless the signals are given enough time to propagate through the circuit.

The carry propagation time in the parallel adder is a limit factor on the speed with which two numbers can be added.

# COMBINATIONAL LOGIC CIRCUITS


Look-Ahead Carry Adders


To speed up the addition process, a look-ahead carry adder, resulting in carry propagation time independent of n is used widely.

The basic idea is that all the carries can be generated simultaneously rather than successively.


$$\begin{split} c_{i+1} &= a_i b_i + c_i (a_i \oplus b_i) = G_i + c_i P_i \\ P_i &= (a_i \oplus b_i) \\ G_i &= a_i b_i \end{split}$$


81








82














 $(a_2 = b_2)$  and  $(a_1 = b_1)$  and  $(a_0 = b_0)$   $a_3$   $b_3$   $a_2$   $b_2$   $b_3$   $a_4$   $a_5$   $a_4$   $a_5$   $a_$ 










COMBINATIONAL LOGIC CIRCUITS Decoders A decoder is a device that, when activated, selects one of several output lines, based on a coded input signal. Most commonly, the input is an n-bit binary number, and there are 2<sup>n</sup> output lines. Two-input (four-output) decoder An active high decoder An active low decoder a b 0 1 2 3 a b 0 1 2 3 0 0 1 0 0 0 0 0 0 1 1 1 0 1 1 0 1 1 0 1 0 0 1 0 0 0 1 0 1 0 1 1 0 1 1 1 0 0 0 1 1 1 1 1 1 0


94





95 96





# COMBINATIONAL LOGIC CIRCUITS


### × Encoders

An encoder is a circuit that performs the function of a decoder in reverse. It has m inputs and n outputs, where  $m \le 2^n$ . The outputs generate the binary codes for the *m* input variables. Only one input should be 1 at a time.

### Example

An octal-to-binary (8x3) encoder has 8 inputs, one for each of the eight octal digits, and 3 outputs that generate the corresponding binary numbers.

It is assumed that external conditions prevent any input other than those that represent the eight octal digits (28-8=248 input combinations cannot happen)



# COMBINATIONAL LOGIC CIRCUITS

× Priority encoders

If more than one input can occur at the same time, then some priority must be established. The priorities are normally arranged in descending (or ascending) order with the highest priority given to the largest (smallest) input number.

101

# **COMBINATIONAL LOGIC CIRCUITS**

× Priority encoders

The output NR indicates that there are no requests and we don't care what the other outputs are.

If device 7 has an active signal (that is, a 1), then the output is the binary for 7, regardless of what the other inputs are. Only when  $A_7$ =0, any other input will be recognized.

The equations describing this device are

$$NR = \overline{A_0} \, \overline{A_1} \, \overline{A_2} \, \overline{A_3} \, \overline{A_4} \, \overline{A_5} \, \overline{A_6} \, \overline{A_7}$$

$$Z_2 = A_4 + A_5 + A_6 + A_7$$

$$Z_1 = A_6 + A_7 + (A_2 + A_3) \overline{A_4} \, \overline{A_5}$$

$$Z_0 = A_7 + A_5 \, \overline{A_6} + A_3 \overline{A_4} \, \overline{A_6} + A_1 \overline{A_2} \, \overline{A_4} \, \overline{A_6}$$

Priority encoders
 The truth table for an eight-input priority encoder

 A<sub>0</sub> A<sub>1</sub> A<sub>2</sub> A<sub>3</sub> A<sub>4</sub> A<sub>5</sub> A<sub>6</sub> A<sub>7</sub> Z<sub>2</sub> Z<sub>1</sub> Z<sub>0</sub> NR
 0 0 0 0 0 0 0 0 0 x x x 1

0 0 0 0 0 0 0 0 0 0 x x x x 1 x x x x x x x x x 1 1 1 1 1 0 x x x x x x 1 0 1 1 0 0 x x x x x 1 0 0 1 0 0 x x x x 1 0 0 1 0 0 x x x x 1 0 0 0 1 0 0 x x x 1 0 0 0 0 1 0 0 x x 1 0 0 0 0 0 0 1 0 0 x 1 0 0 0 0 0 0 0 1 0 0 x 1 0 0 0 0 0 0 0 1 0 0 x 1 0 0 0 0 0 0 0 0 0 1 0 0 x 1 0 0 0 0 0 0 0 0 0 0 0 0


102


# **COMBINATIONAL LOGIC CIRCUITS**


Multiplexers


A multiplexer is basically a switch that passes one of its data input through to the output.


Two-way multiplexer















110

109









**SEQUENTIAL SYSTEMS** 

- \* A sequential system is defined by the quintuple  $M = (X,S,Y,F_s,F_y)$ , where
- 1. X finite non-empty set of input symbols  $x_1, \ldots, x_m$
- 2. S finite non-empty set of states  $s_1, \ldots, s_n$
- 3. Y finite non-empty set of output symbols  $y_1, \ldots, y_k$
- 4. F<sub>s</sub> state function,
- 5. F<sub>Y</sub>- output function.

444

114

### **SEQUENTIAL SYSTEMS**

Example A Mealy sequential system for sequential binary adder

The input symbols  $X = \{x_1x_2\} = \{00,01,10,11\}$ 

The output symbols  $Y = \{0,1\}$ 

The set of states  $S = \{s_0, s_1\}, s_0 - no carry, s_1 - carry$ 

The state function F<sub>s</sub>

 $F_s(s_0, 11) = s_1,$ 

 $F_{s}(s_{0}, 00) = F_{s}(s_{0}, 01) = F_{s}(s_{0}, 10) = s_{0},$ 

 $F_s(s_1, 01) = F_s(s_1, 10) = F_s(s_1, 11) = s_1,$ 

 $F_{\rm s}({\rm s}_1,00)={\rm s}_0.$ 

The output functions

 $Fy(s_0, 00) = Fy(s_0, 11) = 0$ ,  $Fy(s_0, 01) = Fy(s_0, 10) = 1$ ,

Fy (s1, 00) = Fy (s<sub>1</sub>, 11) = 1, Fy (s<sub>1</sub>, 01) = Fy (s<sub>1</sub>, 10) = 0.

# **SEQUENTIAL SYSTEMS**

\* Example A Moore sequential system for sequential binary adder

The input symbols  $X = \{x_1x_2\} = \{00,01,10,11\}$ 

The output symbols Y= {0,1}

The set of states  $S = \{s_{00}, s_{01}, s_{10}, s_{11}\}$ 

The state  $s_{00}$  denotes the combination when there is no carry and sum is 0. Similarly, the state  $s_{01}$  denotes that there is no carry, but the sum is 1, etc.

The state function F<sub>s</sub>

 $Fs(s_{00}, 00) = Fs(s_{01}, 00) = s_{00},$ 

 $Fs(s_{00}, 11) = Fs(s_{01}, 11) = s_{10},...$ 

The output functions

 $Fy(s_{00}) = Fy(s_{10}) = 0,$ 

 $Fy(s_{01}) = Fy(s_{11}) = 1.$ 

117

# REPRESENTATION OF SEQUENTIAL CIRCUITS

\* State Table

The state table presents in a tabular form the operation of a sequential circuit

**Example** Mealy state table for sequential binary adder

	NS, Output						
PS		x <sub>1</sub>	x <sub>2</sub>				
	00	01	11	10			
S <sub>0</sub>	S <sub>0</sub> ,0	S <sub>0</sub> ,1	S <sub>1</sub> ,0	S <sub>0</sub> ,1			
S <sub>1</sub>	S <sub>0</sub> ,1	S <sub>1</sub> ,0	S <sub>1</sub> ,1	S <sub>1</sub> ,0			

119

# **CLASSIFICATION OF SEQUENTIAL SYSTEMS**

Synchronous versus Asynchronous

The timing of the signals in the circuit determine two types of sequential circuits.

In a **synchronous** circuits, the state can change only at discrete instants of time. The circuit uses a timing device, called a **clock generator**, that produces trains of periodic or aperiodic **clock pulses.** The clock pulses are input to the memory devices so that they can change state *only* in response to the arrival of a pulse and only once for each pulse occurrence.

The behavior of an **asynchronous** sequential circuit depends *only* on the order input change and can be affected at any instant of time.

118

118

### REPRESENTATION OF SEQUENTIAL CIRCUITS

\* State Table

**Example** Moore state table for sequential binary adder


		N	S		
PS		x <sub>1</sub>	x <sub>2</sub>		Output
	00	01	11	10	
S <sub>00</sub>	S <sub>00</sub>	S <sub>01</sub>	S <sub>10</sub>	S <sub>01</sub>	0
S <sub>01</sub>	S <sub>00</sub>	S <sub>01</sub>	S <sub>10</sub>	S <sub>01</sub>	1
S <sub>10</sub>	S <sub>01</sub>	S <sub>10</sub>	S <sub>11</sub>	S <sub>10</sub>	0
S <sub>11</sub>	S <sub>01</sub>	S <sub>10</sub>	S <sub>11</sub>	S <sub>10</sub>	1

### REPRESENTATION OF SEQUENTIAL CIRCUITS

× State Diagram

The state diagram depicts graphically the same information contained in the state table

**Example** The Mealy state diagram for sequential binary adder



121

# **MEMORY DEVICES**

- \* The memory part in sequential circuits is mostly implemented with bistable devices.
- \* A bistable device has two stable states. It can remain in either one of them indefinitely until directed by an input signal to change state. Usually, the device has two complementary outputs designated by Q and  $\overline{Q}$ , The two stable states are Q=1 ( $\overline{Q}=0$ ) and Q=0 ( $\overline{Q}=1$ )
- x Two types of bistable devices: latches and flip-flops

Example The Moore state diagram for sequential binary adder

00
01,10
00
11
01,10
01,10
01,10
01,10
01,10
01,10
01,10
01,10
01,10
01,10

REPRESENTATION OF SEQUENTIAL CIRCUITS


122


### **MEMORY DEVICES**


- \* A latch changes state when the input values change.


  The new output value is delayed only by the propagation time delays of the gate between the input and the outputs of the latch. This property is called the *transparency* property
- Flip-flops do not have the transparency property.
- A flip-flop has a control (triggering) input, called a clock, and can change state only in response to a transition of a clock pulse at this input.


124















# 












Asynchronous inputs

Most integrated circuit flip-flops have one or more asynchronous inputs that operate independently of the synchronous inputs and the clock input. The asynchronous inputs can override all other inputs in order to place the flip-flop in one state or the other.

PRESET	
///////	J PR Q
////// <del>/</del>	—>c
HHHH	K CL Q
CLEAR	

PRESET	CLEAR	Flip-flop Output
0	0	Indeterminate
0	1	Set (Q=1)
1	0	Reset (Q=0)
1	1	Unaffected

137



**SEQUENTIAL CIRCUITS** 

\* Registers


Registers are digital circuits commonly used to store binary information. They can be classified into two types:

- + Parallel registers used solely for storing binary information
- + Shift registers used to store information also to process data

138

99999							Heter	HIH
LOAD	CLOCK	CLEAR	11	12	13	A1	A2	A3
1	0	0	1	1	0	?	?	?
1	0	1	1	1	0	?	?	?
0	1	1	1	1	0	?	?	?
1	2	1	1	1	0	?	?	?
0	3	1	1	1	0	?	?	?

139



 Row
 X
 CLEAR
 CLOCK
 Output FF1 FF2 FF3 FF4

 1
 1
 0
 0 0000

 2
 1
 1
 0 0000

 3
 1
 1
 1 1000


 4
 0
 1
 2 0100

 5
 0
 1
 3 0010

 6
 0
 1
 4 0001

 7
 0
 1
 5 0000

141 142



# **SEQUENTIAL CIRCUITS**

### \* COUNTERS

- A counter is a sequential circuit that follows a prescribed sequence of distinct states under the control of input clock pulses. Counters are classified according to the way in which they are clocked as either ripple counters (asynchronous counters) or synchronous counters.
- \* The number of distinct states in the counting sequence is called the modulus of the counter. If the modulus is an integral power of 2, the counter is said to have a natural binary modulus (Ex. mod-4, mod-8, mod-16...)

143

# **SEQUENTIAL CIRCUITS**

- × Ripple counter
- \* A binary ripple counter consists of a cascade connection of flipflops, each operating in a complementing mode.
- Example A 4-bit binary ripple counter implemented with negative edge-triggered JK flip-flops
- Since the J and K inputs of all the flip-flops are connected to 1, each flip-flop will toggle (complement; change state) on the transition from 1 to 0 at its clock input.
- The timing diagram does not consider the propagation time delays inherent in the operation of a ripple counter, but does explain how the counter works.


145

147

# SEQUENTIAL CIRCUITS \*\* Ripple counter \*\* Ripple counter \*\* A<sub>0</sub> \*\* A<sub>1</sub> \*\* A<sub>2</sub> \*\* A<sub>3</sub>

**SEQUENTIAL CIRCUITS** 

× Ripple counter




- The count pulses input is not connected directly to the clock input of each flip-flop, the ripple counter is also called an asynchronous counter
- This counter counts upward from zero and is an up counter. We have also a counter counting downward from some maximum count to zero, it is a down counter

146

148

# **SEQUENTIAL CIRCUITS**

- Ripple Counters with Arbitrary Modulus
- \* The ripple counter examined is characterized by modulus number (16) that is integral power of 2, that means a natural binary modulus. For various applications, we may required to construct a counter whose modulus is not natural (for example 10)
- We can easily modify a binary ripple counter to produce any modulus by resetting it to 0 at the desired count. This technique is referred to as premature resetting.
- Consider the design of a mod-10 (decimal) ripple counter



SEQUENTIAL CIRCUITS

\* Ripple Counter with Mod-10

Count pulses


CLR Q

CLR Q

CLR Q

RESET


149




# DESIGN & ANALYSIS OF SYNCHRONOUS SEQUENTIAL CIRCUITS

- \* The design and analysis of any system are essentially carried out in opposite directions.
- \* The design of a sequential circuit is the process of deriving a circuit logic diagram from the specification of the circuit's required behavior. The circuit's behavior or the design specification are often expressed in words.
- The analysis of a sequential circuit begins with a circuit logic diagram and terminates when we obtain a state table (or a state diagram) describing the function of that circuit.

151 152






Example 1. Design a synchronous circuit that will detect every occurrence of 0101 in a serially transmitted message of any length.
 Since the message is transmitted serially, only one input (x) is required. To detect the occurrence of the sequence 0101, we need a single output (z); let z=1 designate that the sequence has been detected. We allow the detection of overlapping sequences. To illustrate the operation of the required circuit, consider the following input/output sequence:

# **EXAMPLES OF DESIGN**

STEP 2. The transition table resulting from the chosen state assignment. Two flip-flops are required to implement the circuit.


PS	$NS(Q_1Q_2)$		
$q_1q_2$	x=0	x=1	
A=00	01,0	00,0	
B=01	01,0	10.0	
C=10	11, 0	00,0	
D=11	01,0	10,1	

155 156




**EXAMPLES OF DESIGN** \* STEP 4. The excitation equations  $S_1 = xq_2$ 0 0  $R_1 = x \oplus q_2$ 01  $S_2 = \overline{x}$ 11  $R_2 = x$ 10 0 The output equation 0 0  $z = xq_1q_2$ 0 1 10 0

157 158



**EXAMPLES OF DESIGN**\* Example 2. Design a serial comparator for unsigned numbers A and B with any length. The comparator takes two bits  $a_i$  and  $b_i$  at a time. Assume the two bits are being fed in from LSB. Implement with JK flip-flops

A ...  $0 \ 1 \ 1 \ 0 \ 1$ B ...  $V_g(A > B)$ Serial comparator  $V_g(A > B)$   $V_g(A > B$ 



EXAMPLES OF ANALYSIS

\* Example 1. Analyze the following logic diagram

\*\*CLOCK\*\*

\*\*CLOCK\*\*

\*\*Table 1. Analyze the following logic diagram\*\*

\*\*Table 2. Analyze the following logic diagram\*\*

\*\*Table 3. Analyze the following logic diagram\*\*

\*\*Table 4. Analyze the following logic diagram\*\*

\*\*Table 5. Analyze the following logic diagram\*\*

\*\*Table 5. Analyze the following logic diagram\*\*

\*\*Table 5. Analyze the following logic diagram\*\*

\*

162

161

# EXAMPLES OF ANALYSIS


\* The excitation equations and the output equations  $J_1 = q_2$ ,  $K_1 = \overline{q_2}$ ,  $J_2 = x$ ,  $K_2 = \overline{x}$ ,  $z = \overline{x}q_1q_2 + xq_1\overline{q}_2$ 

\* The excitation table

1	PS	x=0		x=1	
I	$q_1q_2$	$J_1K_1$	$J_2K_2$	$J_1K_1$	$J_2K_2$
П	00	0 1	0 1	0 1	1 0
	01	1 0	0 1	1 0	1 0
IJ	11	1 0	0 1	1 0	1 0
l	10	0 1	0 1	0 1	1 0
H	1111	HH	1111		Ш

 $J_1K_1$   $J_2K_2$  $J_1K_1$ 0 1 1 0 0 1 0 1 1 0 0 1 1 0 1 0 0 1 1 0 1 0 1 0  $q_1q_2$ *x*=0 x=10 1 0 1 0 1 00,0 01,0 10,0 11.0 11,0 11 10, 1 1 1 10 00,0 01,1 The state table x=0 x=1 A,0 B,0 D.0 C.0 D,1 C,0 A,O B,1

163



**EXAMPLES OF ANALYSIS Example 2**. Analyze the following logic diagram CLOCK

166




Excitation equations

$$T_1 = q_1 + q_2$$

 $T_2 = \overline{q_1} + \overline{q_2}$ 

Excitation table & Transition table


$q_1q_2$	$T_1T_2$
00	01
01	11
11	11
10	10



**EXAMPLES OF ANALYSIS** ★ State diagram

# SIMPLIFICATION OF SEQUENTIAL CIRCUIT

- \* Two states of a sequential system are equivalent if, starting in either state, any one input produces the same output and equivalent next state.
- If two states are equivalent, we can remove one of them and have a system with fewer states. Usually, a system with fewer states are less expensive to implement.



### HARDWARE DESIGN LANGUAGES

170

- Most design of significant digital systems is done with computer aided tools. They allow the user to specify either the behavior of the system or the structure of the system (or a mixture of the two) using a notation similar to a programming language.
- The two most widely used systems are Verilog and VHDL. They have many similarities, but differ in detail.
- VHDL stands for VHSIC Hardware Description Language. VHSIC is itself an abbreviation for Very High Speed Integrated Circuits, an initiative funded by the United States Department of Defense in the 1980s that led to the creation of VHDL.

170

171