

### 3. Conditional Branch Summary

Test	Boolean	Mnemonic	Complementary	Boolean	Mnemonic	Comment
$R_d > R_r$	$Z \cdot (N \oplus V) = 0$	BRLT <sup>(1)</sup>	$R_d \leq R_r$	$Z + (N \oplus V) = 1$	BRGE*	Signed
$R_d \geq R_r$	$(N \oplus V) = 0$	BRGE	$R_d < R_r$	$(N \oplus V) = 1$	BRLT	Signed
$R_d = R_r$	$Z = 1$	BREQ	$R_d \neq R_r$	$Z = 0$	BRNE	Signed
$R_d \leq R_r$	$Z + (N \oplus V) = 1$	BRGE <sup>(1)</sup>	$R_d > R_r$	$Z \cdot (N \oplus V) = 0$	BRLT*	Signed
$R_d < R_r$	$(N \oplus V) = 1$	BRLT	$R_d \geq R_r$	$(N \oplus V) = 0$	BRGE	Signed
$R_d > R_r$	$C + Z = 0$	BRLO <sup>(1)</sup>	$R_d \leq R_r$	$C + Z = 1$	BRSH*	Unsigned
$R_d \geq R_r$	$C = 0$	BRSH/ BRCC	$R_d < R_r$	$C = 1$	BRLO/BRCS	Unsigned
$R_d = R_r$	$Z = 1$	BREQ	$R_d \neq R_r$	$Z = 0$	BRNE	Unsigned
$R_d \leq R_r$	$C + Z = 1$	BRSH <sup>(1)</sup>	$R_d > R_r$	$C + Z = 0$	BRLO*	Unsigned
$R_d < R_r$	$C = 1$	BRLO/BRCS	$R_d \geq R_r$	$C = 0$	BRSH/BRCC	Unsigned
Carry	$C = 1$	BRCS	No carry	$C = 0$	BRCC	Simple
Negative	$N = 1$	BRMI	Positive	$N = 0$	BRPL	Simple
Overflow	$V = 1$	BRVS	No overflow	$V = 0$	BRVC	Simple
Zero	$Z = 1$	BREQ	Not zero	$Z = 0$	BRNE	Simple

**Note:** Interchange  $R_d$  and  $R_r$  in the operation before the test, i.e., CP  $R_d, R_r \rightarrow$  CP  $R_r, R_d$ .

**Table 4-2. Arithmetic and Logic Instructions**

Mnemonic	Operands	Description		Op		Flags	#Clocks AVR	#Clocks AVR <sub>xm</sub>	#Clocks AVR <sub>xt</sub>	#Clocks AVR <sub>rc</sub>
ADD	$R_d, R_r$	Add without Carry	$R_d$	$\leftarrow$	$R_d + R_r$	Z,C,N,V,S,H	1	1	1	1
ADC	$R_d, R_r$	Add with Carry	$R_d$	$\leftarrow$	$R_d + R_r + C$	Z,C,N,V,S,H	1	1	1	1
ADIW	$R_d, K$	Add Immediate to Word	$R_d$	$\leftarrow$	$R_d + 1:R_d + K$	Z,C,N,V,S	2	2	2	N/A
SUB	$R_d, R_r$	Subtract without Carry	$R_d$	$\leftarrow$	$R_d - R_r$	Z,C,N,V,S,H	1	1	1	1
SUBI	$R_d, K$	Subtract Immediate	$R_d$	$\leftarrow$	$R_d - K$	Z,C,N,V,S,H	1	1	1	1
SBC	$R_d, R_r$	Subtract with Carry	$R_d$	$\leftarrow$	$R_d - R_r - C$	Z,C,N,V,S,H	1	1	1	1
SBCI	$R_d, K$	Subtract Immediate with Carry	$R_d$	$\leftarrow$	$R_d - K - C$	Z,C,N,V,S,H	1	1	1	1
SBIW	$R_d, K$	Subtract Immediate from Word	$R_d + 1:R_d$	$\leftarrow$	$R_d + 1:R_d - K$	Z,C,N,V,S	2	2	2	N/A
AND	$R_d, R_r$	Logical AND	$R_d$	$\leftarrow$	$R_d \cdot R_r$	Z,N,V,S	1	1	1	1

Mnemonic	Operands	Description		Op		Flags	#Clocks AVR	#Clocks AVR <sub>xm</sub>	#Clocks AVR <sub>xt</sub>	#Clocks AVR <sub>rc</sub>
ANDI	Rd, K	Logical AND with Immediate	Rd	←	$Rd \cdot K$	Z,N,V,S	1	1	1	1
OR	Rd, Rr	Logical OR	Rd	←	$Rd \vee Rr$	Z,N,V,S	1	1	1	1
ORI	Rd, K	Logical OR with Immediate	Rd	←	$Rd \vee K$	Z,N,V,S	1	1	1	1
EOR	Rd, Rr	Exclusive OR	Rd	←	$Rd \oplus Rr$	Z,N,V,S	1	1	1	1
COM	Rd	One's Complement	Rd	←	$\$FF - Rd$	Z,C,N,V,S	1	1	1	1
NEG	Rd	Two's Complement	Rd	←	$\$00 - Rd$	Z,C,N,V,S,H	1	1	1	1
SBR	Rd,K	Set Bit(s) in Register	Rd	←	$Rd \vee K$	Z,N,V,S	1	1	1	1
CBR	Rd,K	Clear Bit(s) in Register	Rd	←	$Rd \cdot (\$FFh - K)$	Z,N,V,S	1	1	1	1
INC	Rd	Increment	Rd	←	$Rd + 1$	Z,N,V,S	1	1	1	1
DEC	Rd	Decrement	Rd	←	$Rd - 1$	Z,N,V,S	1	1	1	1
TST	Rd	Test for Zero or Minus	Rd	←	$Rd \cdot Rd$	Z,N,V,S	1	1	1	1
CLR	Rd	Clear Register	Rd	←	$Rd \oplus Rd$	Z,N,V,S	1	1	1	1
SER	Rd	Set Register	Rd	←	$\$FF$	None	1	1	1	1
MUL	Rd,Rr	Multiply Unsigned	R1:R0	←	$Rd \times Rr$ (UU)	Z,C	2	2	2	N/A
MULS	Rd,Rr	Multiply Signed	R1:R0	←	$Rd \times Rr$ (SS)	Z,C	2	2	2	N/A
MULSU	Rd,Rr	Multiply Signed with Unsigned	R1:R0	←	$Rd \times Rr$ (SU)	Z,C	2	2	2	N/A

**Table 4-4. Data Transfer Instructions**

Mnemonic	Operands	Description		Op		Flags	#Clocks AVR	#Clocks AVR <sub>xm</sub>	#Clocks AVR <sub>xt</sub>	#Clocks AVR <sub>rc</sub>
MOV	Rd, Rr	Copy Register	Rd	←	Rr	None	1	1	1	1
MOVW	Rd, Rr	Copy Register Pair	Rd+1:Rd	←	Rr+1:Rr	None	1	1	1	N/A
LDI	Rd, K	Load Immediate	Rd	←	K	None	1	1	1	1
LDS	Rd, k	Load Direct from data space	Rd	←	(k)	None	2 <sup>(1)</sup>	2 <sup>(1)</sup>	3 <sup>(1)</sup>	2
LD	Rd, X	Load Indirect	Rd	←	(X)	None	2 <sup>(1)</sup>	1 <sup>(1)</sup>	2 <sup>(1)</sup>	1 / 2
LD	Rd, X+	Load Indirect and Post-Increment	Rd X	← ←	(X) X + 1	None	2 <sup>(1)</sup>	1 <sup>(1)</sup>	2 <sup>(1)</sup>	2 / 3
LD	Rd, -X	Load Indirect and Pre-Decrement	X Rd	← ←	X - 1 (X)	None	2 <sup>(1)</sup>	2 <sup>(1)</sup>	2 <sup>(1)</sup>	2 / 3
LD	Rd, Y	Load Indirect	Rd	←	(Y)	None	2 <sup>(1)</sup>	1 <sup>(1)</sup>	2 <sup>(1)</sup>	1 / 2

**Table 4-3. Branch Instructions**

Mnemonic	Operands	Description		Op		Flags	#Clocks AVR	#Clocks AVR <sub>xm</sub>	#Clocks AVR <sub>xt</sub>	#Clocks AVR <sub>rc</sub>
RJMP	k	Relative Jump	PC	←	PC + k + 1	None	2	2	2	2
IJMP		Indirect Jump to (Z)	PC(15:0) PC(21:16)	← ←	Z 0	None	2	2	2	2



Mnemonic	Operands	Description		Op		Flags	#Clocks AVR	#Clocks AVR <sub>xm</sub>	#Clocks AVR <sub>xt</sub>	#Clocks AVR <sub>rc</sub>
EIJMP		Extended Indirect Jump to (Z)	PC(15:0) PC(21:16)	← ←	Z EIND	None	2	2	2	N/A
JMP	k	Jump	PC	←	k	None	3	3	3	N/A
RCALL	k	Relative Call Subroutine	PC	←	PC + k + 1	None	3 / 4 <sup>(1)</sup>	2 / 3 <sup>(1)</sup>	2 / 3	3 <sup>(1)</sup>
ICALL		Indirect Call to (Z)	PC(15:0)	←	Z	None	3 / 4 <sup>(1)</sup>	2 / 3 <sup>(1)</sup>	2 / 3	3 <sup>(1)</sup>

EICALL		Extended Indirect Call to (Z)	PC(15:0) PC(21:16)	← ←	Z EIND	None	4 <sup>(1)</sup>	3 <sup>(1)</sup>	2 / 3	N/A
CALL	k	Call Subroutine	PC	←	k	None	4 / 5 <sup>(1)</sup>	3 / 4 <sup>(1)</sup>	3 / 4	N/A
RET		Subroutine Return	PC	←	STACK	None	4 / 5 <sup>(1)</sup>	4 / 5 <sup>(1)</sup>	4 / 5	6 <sup>(1)</sup>
RETI		Interrupt Return	PC	←	STACK	I	4 / 5 <sup>(1)</sup>	4 / 5 <sup>(1)</sup>	4 / 5	6 <sup>(1)</sup>
CPSE	Rd,Rr	Compare, skip if Equal	if (Rd = Rr) PC	←	PC + 2 or 3	None	1 / 2 / 3	1 / 2 / 3	1 / 2 / 3	1 / 2
CP	Rd,Rr	Compare	Rd - Rr			Z,C,N,V,S,H	1	1	1	1
CPC	Rd,Rr	Compare with Carry	Rd - Rr - C			Z,C,N,V,S,H	1	1	1	1
CPI	Rd,K	Compare with Immediate	Rd - K			Z,C,N,V,S,H	1	1	1	1
SBRC	Rr, b	Skip if Bit in Register Cleared	if (Rr(b) = 0) PC	←	PC + 2 or 3	None	1 / 2 / 3	1 / 2 / 3	1 / 2 / 3	1 / 2
SBRSC	Rr, b	Skip if Bit in Register Set	if (Rr(b) = 1) PC	←	PC + 2 or 3	None	1 / 2 / 3	1 / 2 / 3	1 / 2 / 3	1 / 2
SBIC	A, b	Skip if Bit in I/O Register Cleared	if (I/O(A,b) = 0) PC	←	PC + 2 or 3	None	1 / 2 / 3	2 / 3 / 4	1 / 2 / 3	1 / 2
SBIS	A, b	Skip if Bit in I/O Register Set	If (I/O(A,b) = 1) PC	←	PC + 2 or 3	None	1 / 2 / 3	2 / 3 / 4	1 / 2 / 3	1 / 2
BRBS	s, k	Branch if Status Flag Set	if (SREG(s) = 1) then PC	←	PC + k + 1	None	1 / 2	1 / 2	1 / 2	1 / 2



BREQ	k	Branch if Equal	if (Z = 1) then PC	←	PC + k + 1	None	1 / 2	1 / 2	1 / 2	1 / 2
BRNE	k	Branch if Not Equal	if (Z = 0) then PC	←	PC + k + 1	None	1 / 2	1 / 2	1 / 2	1 / 2
BRCS	k	Branch if Carry Set	if (C = 1) then PC	←	PC + k + 1	None	1 / 2	1 / 2	1 / 2	1 / 2
BRCC	k	Branch if Carry Cleared	if (C = 0) then PC	←	PC + k + 1	None	1 / 2	1 / 2	1 / 2	1 / 2
BRSH	k	Branch if Same or Higher	if (C = 0) then PC	←	PC + k + 1	None	1 / 2	1 / 2	1 / 2	1 / 2



Mnemonic	Operands	Description		Op		Flags	#Clocks AVR	#Clocks AVRxm	#Clocks AVRxt	#Clocks AVRrc
BRLO	k	Branch if Lower	if (C = 1) then PC	←	PC + k + 1	None	1 / 2	1 / 2	1 / 2	1 / 2
BRMI	k	Branch if Minus	if (N = 1) then PC	←	PC + k + 1	None	1 / 2	1 / 2	1 / 2	1 / 2

BRPL	k	Branch if Plus	if (N = 0) then PC	←	PC + k + 1	None	1 / 2	1 / 2	1 / 2	1 / 2
BRGE	k	Branch if Greater or Equal, Signed	if (N ⊕ V = 0) then PC	←	PC + k + 1	None	1 / 2	1 / 2	1 / 2	1 / 2
BRLT	k	Branch if Less Than, Signed	if (N ⊕ V = 1) then PC	←	PC + k + 1	None	1 / 2	1 / 2	1 / 2	1 / 2
BRHS	k	Branch if Half Carry Flag Set	if (H = 1) then PC	←	PC + k + 1	None	1 / 2	1 / 2	1 / 2	1 / 2
BRHC	k	Branch if Half Carry Flag Cleared	if (H = 0) then PC	←	PC + k + 1	None	1 / 2	1 / 2	1 / 2	1 / 2
BRTS	k	Branch if T Flag Set	if (T = 1) then PC	←	PC + k + 1	None	1 / 2	1 / 2	1 / 2	1 / 2
BRTC	k	Branch if T Flag Cleared	if (T = 0) then PC	←	PC + k + 1	None	1 / 2	1 / 2	1 / 2	1 / 2
BRVS	k	Branch if Overflow Flag is Set	if (V = 1) then PC	←	PC + k + 1	None	1 / 2	1 / 2	1 / 2	1 / 2
BRVC	k	Branch if Overflow Flag is Cleared	if (V = 0) then PC	←	PC + k + 1	None	1 / 2	1 / 2	1 / 2	1 / 2
BRIE	k	Branch if Interrupt Enabled	if (I = 1) then PC	←	PC + k + 1	None	1 / 2	1 / 2	1 / 2	1 / 2
BRID	k	Branch if Interrupt Disabled	if (I = 0) then PC	←	PC + k + 1	None	1 / 2	1 / 2	1 / 2	1 / 2