# ALMA MATER STUDIORUM - UNIVERSITY OF BOLOGNA

School of Engineering

Master's Degree in Computer Engineering

 $Design \ and \ Implementation \ of \ a \ Middleware \ for \ Efficient \ Publish/Subcribe$   $in \ Embedded \ Systems$ 

# Thesis in $MOBILE\ SYSTEMS\ M$

Advisor
Prof. Paolo Bellavista

Presented by **Thomas Ambrogini** 

Academic Year 2022/2023

# Contents

1	Eml	bedded	d Systems	1
	1.1	Micro	contoller, Microprocessor and SoC	2
		1.1.1	Microcontroller	2
		1.1.2	Microprocessor	3
		1.1.3	SoC	3
	1.2	Toolch	nain	3
		1.2.1	Cross Compiler	4
		1.2.2	Linker	5
		1.2.3	Make	6
		1.2.4	Debugger	6
	1.3	Boot		7
		1.3.1	Boot steps	7
		1.3.2	Multi-stage Bootloader	8
		1.3.3	Multi core bootloading	9
	1.4	Opera	ating Systems	10
		1.4.1	Real Time Operating Systems	11

CONTENTS	ii

		1.4.2	Linux Embedded Systems	. 12
2	Boa	rd Cha	aracteristics	18
	2.1	Board	Selection	. 18
	2.2	Introd	luction to AM64x	. 19
		2.2.1	A53 Subsystem	. 21
		2.2.2	R5F Subsystem	. 23
		2.2.3	M4F Subsystem	. 25
		2.2.4	PRU-ICSSG	. 26
	2.3	Memo	ory Map Layout	. 28
	2.4	Netwo	orking	. 31
	2.5	Inter I	Processor Communication	. 32
		2.5.1	IPC Notify	. 33
		2.5.2	RPMessage	. 34
		2.5.3	Linux IPC	. 34
		2.5.4	PRU IPC	. 36
	2.6	System	n boot	. 40
		2.6.1	Boot without Linux	. 40
		2.6.2	DMSC	. 45
		2.6.3	Linux boot	. 46
3	Pub	olish/S	subscribe communication	48
	3.1	Apach	ne Kafka	. 48
			Events	50

COI	NTE	ENTS		iii
		3.1.2	Topics	50
		3.1.3	Partitions	51
		3.1.4	Producers	54
		3.1.5	Consumers	56
		3.1.6	Brokers	58
		3.1.7	Writing Records to partitions	58
		3.1.8	Reading records from a partition	59
		3.1.9	Consumer Groups	61
		3.1.10	Acks	62
4 I	mp	lement	tation	63
4	l.1	Results	s	63
		4.1.1	Direct Communication	63
		4.1.2	Broker Communication	64
		4.1.3	Linux on Cortex-A53	65

# List of Tables

4.1	Round trip time results using RP Message between RTOS cores	63
4.2	Round trip time results using RP Message between Linux and RTOS cores	64
4.3	Round trip time results using the middleware between RTOS cores in push mode	64
4.4	Round trip time results using the middleware between RTOS cores with multiple consumers in push mode	65
4.5	Round trip time results using the middleware between RTOS cores in pull mode	65
4.6	Round trip time results using the middleware betewen Linux and RTOS cores in push mode	66
4.7	Round trip time results using the middleware between Linux and RTOS cores in pull mode	66

# List of Figures

1.1	Microprocessor and microcontroller architectures	2
1.2	Cross Compilation process	4
1.3	Steps needed for the system boot	7
1.4	Multi stage bootloader	9
1.5	Task states	12
1.6	Embedded Linux Architecture	13
1.7	Architecture of Real Time Linux	15
1.8	Yocto Stack	16
1.9	Poky build tool stack	17
2.1	Board analyzed	19
2.2	AM64x architecture	20
2.3	Cortex-A53 MPCore architecture with 4 cores	22
2.4	A53SS Block Diagram	23
2.5	R5FSS Block Diagram	24
2.6	M4FSS Block Diagram	25
27	PRUICSSG Architecture	27

LIS	ST O	F FIGURES	vi
	2.8	MSRAM layout	29
	2.9	DDR layout with linux running on A53 core	30
	2.10	DDR layout with RTOS or baremetal application on A53 core	31
	2.11	Networking Software Stack	32
	2.12	IPC mechanisms	33
	2.13	RPMsg library stack	35
	2.14	PRU IPC	36
	2.15	Components for Linux and PRU IPC	37
	2.16	Steps needed to send a message from the ARM core to the PRU	38
	2.17	Steps needed to send a message from the PRU to the ARM core	39
	2.18	Initial boot flow of the SoC	42
	2.19	Flow of the boot process	43
	2.20	Steps done by the SBL	44
	2.21	Components needed for the boot of Linux	47
	2.22	Linux Boot Flow	47
	3.1	Apache Kafka Architecture	49
	3.2	Kafka Partitions	51
	3.3	Structure of a partition	52
	3.4	Partitions with the offset for every record	53
	3.5	Example of Producer publishing data	55
	3.6	Distribution of messages based on partition key	59
	3.7	Example of reading a partition from two consumers	60

LI	ST O	OF FIGURES	vii
	3.8	Consumer groups reading from the Kafka cluster	61
	3.9	Kafka degree of parallelism	62

## Chapter 1

## Embedded Systems

Designing and writing software for embedded systems poses a different set of challenges than traditional high-level software development. This chapter gives an overview of these challenges.

Embedded systems are computing devices performing specific, dedicated tasks with no direct or continued user interaction. [16] Due to the variety of market and technologies, these objects have different shapes and sizes, in general, they are small and resource constrained.

One of the characteristics for which embedded systems are used is the capacity of delivering real time processing. Real time processing refers to external events within precise and predictable timeframes. In manifacturing, robotics, and automative production, timely responses to changing conditions can mean the difference between operational success and failure. Embedded systems excel at this, ensuring that processes are executed with minimal latency, guaranteeing the coordination and synchronization of various components.

Embedded systems' ability to deliver real time processing capabilities is fundamental in automation industries. However, the importance of real time processing extends beyond the automation industry. In the healthcare sector, embedded systems can provide the delivery of life-saving treatments.

Most embedded systems are resource constrained, limiting memory and processing power. These constraints are a direct result of the need for compact, energy-efficient and cost-effective solutions. These limitations impose signif-

icant design challenges, forcing developers to optimize their code and data storate in order to respect those limits.

## 1.1 Microcontoller, Microprocessor and SoC

Embedded systems can rely on different integrated circuits (ICs) for executing applications, ranging from simpler, self-contained architectures to more advanced ones, which requires the integration of other components in order to work.




Figure 1.1: Microprocessor and microcontroller architectures

#### 1.1.1 Microcontroller

Microcontrollers are compact, self-contained computing devices that find use in embedded systems. They are designed to perform specific tasks with great efficiency. A typical microcontroller incorporates a central processing unit (CPU), memory, input/output pins, and a range of peripherals within a single chip. This integration minimizes the need for external components, reducing cost, size, and power consumption. Microcontrollers excel in real-time control, making them suitable for applications where precise timing and responsiveness are crucial. Their versatility, energy efficiency, and cost-effectiveness have made them the preferred choice in an array of embedded systems, including robotics, automotive control systems, consumer electronics, and the Internet of Things (IoT).

## 1.1.2 Microprocessor

Microprocessors are the computational brains of modern computing systems. These general-purpose integrated circuits are designed to process data and execute instructions efficiently. Unlike microcontrollers, microprocessors do not integrate a wide array of peripherals, but they offer greater versatility in terms of the software and hardware components they can work with.

Microprocessors are commonly found in devices like personal computers, smartphones, and laptops, where their high processing power is a requirement. They excel in applications that demand data-intensive tasks, multitasking, and complex computation.

#### 1.1.3 SoC

System-on-Chip (SoC) integrates multiple components into a single chip, just like microcontrollers. The main difference between SoCs and microcontrollers is that the latter can integrate also GPUs and various acceleraors, making them more complex and expensive. The integration of these elements into a single chip enhances efficiency and reduces power consumption, making SoC really valuable in the embedded systems world, especially for the automation industy, which could require substantial processing power for certain applications.

They provide an heterogeneous architecture with different processing units into the single IC (CPU, GPU, DSP) which can have great performances in multitask and multithread applications.

## 1.2 Toolchain

Developers rely on a set of tools to compile, link, execute and debug software to a specific target. Building the firmware images for an embedded system relies on a similar set of tools, called a toolchain.

In order to create an executable for an embedded system, the process is more more complex than just creating the executable for a regular development environment. Since the architecture of the CPU is not the same of the host machine, a compiler that generates machine code for the specific target architecture is needed. The process of creating executable for another architecture is called cross-compilation and the compiler needs some additional information to perform it.




Figure 1.2: Cross Compilation process

## 1.2.1 Cross Compiler

The first element of the toolchain is the compiler, which is responsible for translating source code into machine code, which can be interpreted by a specific CPU. Each compiler can produce code for only one environment, since the source code is translated to machine specific instructions, which uses the registers and the address model of a specific architecture.

The compiler creates object files (.o) starting from the source code. These files contain compiled code for the target machine, which is still not executable, but can be linked to other object files to create the executable.

Object files contain instructions for the CPU and a symbol table, containing information about functions and variables of the program. These files have information about the functions and variables initial value.

#### 1.2.2 Linker

The linker performs the creation of the executable file. It aggregates all the object files received as input created by the compiler and resolves all the meaning for every symbol and all the dependencies, finally producing the executable.

The standard executable format is called ELF (executable and linkable format) and it has been designed to represent programs on disk and other media. It can be executed by loading the information in RAM in specific addresses. ELF files are divided into section, each one of them represents a different area of memory with information needed for the execution of the program. They also contain an header with a pointer to the different sections inside the file. The main sections are:

- .text: instructions of the program.
- .rodata: read only variables.
- .data: variables accessible in read and write.
- .bss: uninitialized variables which can be accessed in read or write mode.

Read-only information can be loaded directly from flash in an embedded system, while data that need to be modified has to be in RAM on modifiable areas of memory.

In regular development environments, much of the complexity of the linking step is hidden, but the linker is configured, by default, to rearrange the compiled symbols into sections which can be loaded into the process' virtual addresses by the operating system.

In an embedded system, the linking process becomes more complex as compiled symbols have to be placed in physical addresses specific to the system's architecture. In order to specify in which areas of memory the sections have to be placed, a custom linker file has to be created. This file defines the memory layout of the executable bare metal application. Additionally, in linker files, custom sections can be used if they are required by the target system.

#### 1.2.3 Make

GNU Make is a tool which controls the generation of executable and other non-source files of a program from the program's source files. [11] Make gets its knowledge on how to build binary images from a file called the makefile, which lists how to create each of the non-source files.

The makefile operates on rules and targets. Rules are a series of commands which instruct make on how to produce a target, representing a non-source file.

One of the advantages of using a build automation tool is that some of the targets could have implicit dependencies from other intermediate components, that are automatically resolved at compile time. It also reduce the time required for the compilation by compiling targets only when an update to the dependencies has been done.

### 1.2.4 Debugger

One of the most powerful tools within a toolchain is the debugger. Debuggers allows developer to test the runtime functionalities of an application, ensuring it operates as intended or locating the source of errors.

In the host environment, debugging an application consists of launching the debugger tool with an ELF file as argument or attaching it to a running application. The standard tool for debugging is called GDB.

However, in embedded development, the situation is slightly different since the application runs on a different machine than the one used for debugging. To address this, a version of GDB to debug remote platforms has been developed. The remote debug session requires an intermediate component which can translate the GDB commands to CPU specific instructions.

The debug of remote embedded platforms often require a peripheral like JTAG.



Figure 1.3: Steps needed for the system boot

## 1.3 Boot

A bootloader is a piece of software that starts as soon as you power on the system. Its primary functionality is to initiate subsequent software components such as: an operating system, a bare metal application or in some cases another bootloader. In the embedded world, bootloaders are intimely tied to the underlying architecture of the SoC. They are typically securely stored in a non-volatile, protected on-chip memory, ensuring their availability at startup.

Upon execution, the bootloader execute a series of tasks. It begins by performing hardware checks to verify the integrity and functionality of the SoC's components. Then, it takes charge of initializing the processor and configuring essential system-on-chip registers.

Bootloaders are also important in ensuring security. They often serve as the starting point for establishing a Hardware Root-of-trust, which forms the foundation for securing the entire system.

## 1.3.1 Boot steps

There are several steps that has to be followed for the boot process in an embedded system.

- 1. Preinitialization: before the actual boot process begins, certain conditions must be met. Power, clock signals, and control connections need to be established. Additionally, boot configuration pins should be set to their desired logical levels to configure the system's behavior.
- 2. Power, Clock, adn Reset Ramp Sequence: the power-management chip typically govern the application of a specific sequence for powering up the system. This sequence ensures that the system components are

brought of life in the correct order and that power and clock sources stabilize gradually.

- 3. ROM Code: responsible for finding, for downloading, and for executing the intial software (SBL).
- 4. Initial Software (Secondary Bootloader SBL): software that loads, prepares, and passes control to application software or the high-level operating system (HLOS).
- 5. High-Level Operating System or Bare-Metal Application: the final stage of the boot process involves the execution of the high-level operating system or a bare-metal application. This is the primary software that runs on the main processor of the system. In case of an operating system, it provides a platform for running applications. In a bare-metal system, it typically includes the main application code that performs specific tasks or functions.

The initial steps of the device initialization process focus on hardware setup, but they involve configuring system interface pins with software-configurable functionality. This configuration is an essential part of the chip configuration and is application dependent.

## 1.3.2 Multi-stage Bootloader

In advanced SoCs, it's not uncommon for the bootloader to load another bootloader, creating a multi-stage bootloading process. In this case the bootloaders serve different purposes.

The initial bootloader, called the first stage bootloader, is typically stored in a secure, read-only memory for enhanced security and to maintain a consistent, known state each time the system powers on. The first stage bootloader is intentionally kept simple and performs only the essential configuration tasks required to bring up the system.

The secondary bootloader, or second stage bootloader, takes on a more complex and configurable role to serve the specific needs of the application. The second stage bootloader can be updated more easily and frequently compared to the first stage bootloader, making it more adaptable to changes and enhancements as the system evolves or new features are added.

The multi-stage approach to bootloading exploit the first stage for security and configuration, while the second one actually initializes the system, providing modularity and flexibility for future updates.




Figure 1.4: Multi stage bootloader

### 1.3.3 Multi core bootloading

Modern embedded systems have multi core architectures that must be initialized, and the process of bootloading must be carried out by multiple cores, working together.

Multi core bootloading can be seen as an extension of a multi-stage bootloader. In this scenario, the first stage bootloader may not even be aware of the presence of other cores. Its primary responsability is to initiate the next-stage bootloader, wihch then takes charge of orchestrating the complex bootloading process across multiple cores.

The complexities which are introduced in this process are:

- 1. Image preparation: each processor core may have its own code and data segments. The images for each core need to be prepared in a specific format that accounts for their individual requirements.
- 2. Image format: the images for every core could be concatenated into a single image for the second stage bootloader to load. The SBL must be

aware of the format used, if only one image is used, to correctly parse it.

3. Coordination: coordinating the bootloading process across multiple cores involves setting up the execution context for each core, initializing hardware components, and synchronizing the start of execution. The SBL takes on the role of managing these tasks to ensure a smooth and reliable multi-core startup.

## 1.4 Operating Systems

In the embedded world there are different kind of operating systems, not only realized by different companies, but also with different needs as objective. Embedded devices, usually, needs to satisfy real time requirements, which makes hard using a general operating system, since they can not provide this feature.

The essence of real time is not that a computer has to respond fast, but that it has to respond reliably fast. The requirement of real time programming is being able to quickly handle aynchronous events. [13]

For many years, the only solution used for these devices was the bare metal approach. In this case there isn't a real operating system which takes care of the management of fundamental operations. A bare metal application is considered to run directly on the hardware without respecting an external programming interface (e.g., the one given by an operating system), having direct access to CPU or microcontroller registers and without the security mechanisms of an OS.

Bare metal programming has the advantage of providing to the developers the highest grade of freedom, understanding exactly what every action will end up doing. Bare metal applications has the greatest possible degree of determinism and the resource consumption is optimized for the specific case. On the other hand, it becomes hard to manage large project with different tasks and multiple operations to perform.

Other than the bare metal approach, there is the possibily of running a Real Time Operating System, which provides support for multiple tasks and device drivers between the hardware and the application, stack for the network and security.

### 1.4.1 Real Time Operating Systems

As the complexity of tasks continue to increase for embedded devices the necessity for a RTOS has increased and always more embedded devices go towards this solution, leaving behind the bare metal approach. These systems gives an efficient solution to meet hard real time requirements, particularly in safety critical applications that requires the management of different safety applications on the same device.

The scheduler in a RTOS, which has the job of deciding which thread have to execute on the core in any moment, is made in such a way to guarantee deterministic execution pattern. Real Time schedulers achieve determinism by assigning a priority to each task. In this way the scheduler can always run the task with the highest priority. [10]

#### FreeRTOS

FreeRTOS is a real-time operating system kernel for embedded devices. It is designed to be small and simple, built with an emphasis on reliability and ease of use. It is ideally suited for real-time applications, including a mix of both soft and hard real time requirements.

FreeRTOS allows applications to be organized as a collection of independent threads of execution. On a single core processor, only one thread can execute in any given time. The kernel decides which thread should be executing by examining the priority assigned to each thread by the application designer. Typically, threads with hard real-time requirements have higher priorities, ensuring their execution ahead of threads with soft real-time requirements.

In a single core system, the CPU must divide the tasks into time slices so that they can appear to run concurrently. The scheduler in an operating system is charged with figuring out which task to run each time slice. In FreeRTOS, the default time slice is 1 millisecond, referred to as "tick". A hardware timer is configured to create an interrupt every 1 ms and the handler for that interrupt runs the scheduler, which chooses the task to run next. At eahch tick interrupt, the task with the highest priority is chosen to run. If the highest priority tasks have the same priority, they are executed in a round-robin fashion. If a task with an higher priority than the currently running task becomes available, then it will immediately run, withoug waiting for the

next tick.




Figure 1.5: Task states

As soon as a task is created, it enters the Ready state, signaling their readiness to the scheduler for potential execution.

In multi core systems, the scheduler can schedule tasks based on the number of available cores in the system.

In addition, FreeRTOS provides features to simplify the embedded software development. It includes services for task scheduling, synchronization primitives, resource management, and interrupt handling.

## 1.4.2 Linux Embedded Systems

Embedded Linux is built on the same Linux kernel of every other linux systems. Other than the Linux kernel, embedded applications need additional packages, which depends on the distribution and can be chosen based on the necessities of the developer. [5]

Although most of the devices are small in size, there are some of them that can run a version of the GNU/Linux operating system. To have this possibility the device must of a reasonable amount of RAM and the hardware




Figure 1.6: Embedded Linux Architecture

must support MMU, Memory Management Unit, to provide different virtual address spaces for every process.

The main advantage of using a system with Linux is that the opportunity for a tailored solution will be less, since the requirements, resource wise, for running Linux makes a system overkill for most of the applications. In this way, the software design can be simpler and it is possible to use existing solutions to embedded problems.

On the other hand, embedded devices have in many cases hard real time requirements, meaning that a series of operations must be accomplished in a short, measurable, predictable amount of time. To accomplish this Real-Time Operating Systems are used and it is almost impossible to achieve real time processing with embedded Linux as operating system, even if some patches to the kernel's scheduler have been applied to help meet these requirements.

Other application domains for embedded devices are low power consumptions, which could run on a battery or energy harvesting device. In this case, having an operating system increase the energy need of the device.

A reason for which linux could be a perfect candidate as an operating system for embedded devices is its modularity. Embedded developers have the possibility to customize their linux distribution, including only the necessary

parts for their use case. [3]

#### Linux Embedded Real Time

One way to improve real time performances in an operating system is to add extra preemption points, where the OS can switch to critical operations. However, this process worsen the overall performances of the operating system in the general case, which is what general systems are optimized for, not taking into consideration the worst-case scenario, making the system non-deterministic.

The solution to the problem is to decouple the real time part of the system from the general purpose kernel. It is possible to optimize the real time OS to meet deadlines, having the best performance of general computing. [1]

Different projects to integrate real time into linux have been realized (e.g., RTLinux, RTAI). Although, they are maintained by different people, most of the functionalities are the same between different projects:

- A small real time core.
- One shot and periodic timer support.
- Real time scheduler.
- Real time threads.
- Real time FIFOs and shared memory.
- Real time interrupt handler.

#### Yocto

The Yocto Project is an open source project that helps developer create a custom Linux based systems independently from the hardware architecture. [12] Yocto is used to create operating system containing only the features needed by the embedded application. The Yocto project is more than a build system. It provides tools, processes, templates and methods so developers can rapidly create and deploy products for the embedded market.




Figure 1.7: Architecture of Real Time Linux

Yocto makes possible to automize the creation of an embedded operating system. The needed steps to develop a system are:

- 1. Select and download the necessary packages and components.
- 2. Configure the downloaded packages.
- 3. Compile the configured packages.
- 4. Install the generated binary, libraries, etc.
- 5. Generate the final deployable format.

Depending on the number of packages needed, these steps could become really complex to manage, making preferable to use an automated system.

Yocto is characterized by a layer model which grants modularity and the possibility for different developers to work on different part of the system at the same time.




Figure 1.8: Yocto Stack

Layers are a set of instructions that tells the build system what to do and they are used to logically separate information in a specific build.

Yocto is formed by two main components: bitbake and OE-Core (Open Embedded core). They are combined to realize the poky host build.

The OpenEmbedded-Core is a collection of information, such as configuration files and recipes used as a common layer to create the custom distributions. It is the starting point from which every distribution is built.

Bitbake is a build engine, which analyze files called recipes, and build an image from them. Inside the recipes there will be all the instruction the engine has to perform to create the image.

The project's strenght lies in its ability to offer customization, cross-compilation support, reporducibility and a community ecosystem, making it a fundamental tool for crafting optimized Linux-based solutions for embedded applications.

#### Poky

Poky is the Yocto project reference distribution and is composed of a collection of tools and metadata. It contains the OpenEmbedded Build system: BitBake and OpenEmbedded Core. It also include a large set of recipes, organized in hierarchical layers. It provices the mechanism to build and combine thousands of distributed open source projects to form a fully customizable, complete and coherent Linux software stack. [17]




Figure 1.9: Poky build tool stack

The main concept on which the Poky Build System is constructed is that every aspect of a build is controlled by metadata, grouped into package recipes. A recipe is then used by BitBake to set variables or define additional tasks to be performed during the build.

## Chapter 2

## **Board Characteristics**

This chapter goes into an in-depth exploration of the AM64x board, showing the major features exploited during the realization of the project. The chapter begins with the reasons behind the selection of the board. Next, the chapter explores through a comprehensive analysis of the distinctive processor characteristics of the AM64x board: the Arm Cortex-A53, Cortex-R5F, Cortex M4 and PRU cores. The analysis of the processors shows their individual attributes and how they can work together to solve more complex tasks. Furthermore, the discussion will explore the mechanisms for interprocessor communication, which is a core concept for the coordination among the heterogeneous cores.

#### 2.1 Board Selection

The first task done during the internship was the selection of the board to use during the project. Different board were analyzed during this process, each with its own set of characteristics.

The AM64x was the only board which met all the criteria, making it the perfect candidate for this project.

The first important element was the availability of different etherogeneous cores. The AM64x board has heterogeneous multi-core architecure, offering a spectrum of processing cores like: Arm Cortex-A53, Cortex-R5F, Cortex-M4F and PRU cores. This diversity in processing capabilities enables the

	Board Selection					
Feature	Renesas RZ	Texas Instruments AM64x	Xilinx Zynq	Ingenic X2xx	Rockchip RK3xx	
High-Performance MPUs	V	V	V	Х	V	
Heterogeneous Processors	V	V	٧	V	V	
Industrial ethernet protocols support	V	V	V	X	Х	
Multi-core Memory controller	V	V	V	V	V	
Safety features availability	x	V	V	X	X	

Figure 2.1: Board analyzed

implementation of complex algorithms and tasks across different computational requirements.

Another important factor is the board's native support for Ethernet communication, including Gigabit Ethernet ports and protocols to guarantee seamless data exchange between the embedded system and external devices, facilitating efficient communication with regular PCs.

Additionaly, the board's robust hardware features, such as: large connectivity options, extensive periperal support, and integrated security features, complement the application's demands in orchestrating reliable and secure communication in heterogeneous environments.

## 2.2 Introduction to AM64x

AM64x is an extension of the Sitara industrial-grade family of heterogeneous Arm processors. [8] AM64x is designed for applications in industrial automation, industrial communication, and other embedded systems application which require a unique combination of real-time processing and communications with application processing.

AM64x combines two instances of Sitara's gigabit TSN-enabled PRU-ICSSG, two Arm Cortex-A53 cores, four Cortex-R5F MCUs, and a Cortex-M4F MCU domain.

The Arm Cortex-A53 Cores are specifically optimized for higher-level pro-




Figure 2.2: AM64x architecture

cessing tasks. They offer good performance for general-purpose computing and serving as a popular choice for running operating systems, such as embedded Linux. Their computational power enables the fusion of the Linux environment with the real-time capabilities offered by the other cores within the AM64x. The AM64x offers configurable memory partitioning, facilitating the division of memory allocation between the Linux cores and the real-time cores. Particularly, the Cortex-A53s can exclusively utilize DDR memory, while the internal SRAM can be flexibly allocated in various sizes to accomodate the needs of the Cortex-R5fs, either collectively or individually.

Within an embedded system, the most important objective is to provide real-time computation, and this is done through the high performance R5Fs, in the AM64x. Arm Cortex-R5F cores offers a robust set of real-time processing capabilities with are fundamental for deterministic and time-critical tasks. These cores are specifically designed to handle real-time operations, ensuring

precise timing, reliability, and responsiveness in applications within embedded systems and industrial environments. The functionalities best suited for the R5Fs are those requiring deterministic behavior, such as control systems, motor control, and real-time monitoring. Their architecture is also optimized for safety operations, guaranteeing reliability and predictability in execution. As highlighted in the introduction, this is one of the most important aspect in the industrial automation applications. Moreover, the inclusion of quad-core Cortex-R5Fs in the AM64x provides the possibility of parallel processing, allowing for efficient handling of multiple real-time tasks simultaneously. The multi-core setup enhances the system's ability to manage complex control algorithms or handle several concurrent real-time processes without compromising performance or reliability.

The integrated Cortex-M4F core, coupled with dedicated peripherals within the AM64x series, enables the implementation of functional safety features, which is a crucial characteristic in many industries. The possibility of isolating these safety-critical elements from the rest of the SoC guarantees enhanced security and integrity.

The M4F core is developed to address digital signal contorl markets that demand an efficient, easy-to-use blend of control and signal processing capabilities. [2] The combination of high-efficiency signal processing functionality with the low-power, low cost and ease-of-use benefits of the Cortex-M family of processors satisfies markets.

Finally, in the architecture of the AM64x can be found an additional coprocessor called PRU-ICCSG (Programmable Real-Time Unit for Industrial Communication SubSystem Gigabit). This subsystem is used for industrial communication, being able to perform real-time industrial communication. PRU cores are primarily sed for industrial communication, but they can also be used for other applications such as motor control and custom interfaces. The PRU-ICSSG frees up the main ARM cores in the device for other functions, such as control and data processing.

## 2.2.1 A53 Subsystem

The SoC implements one cluster of dual-core Arm Cortex-A53 MPCore, which is a multi-core variant of the A53 core, where each core can execute code independently from the other. It is based on the symmetric multiprocessor (SMP) architecture, where all cores have equal access to system resources

Cartex-A53 processor ACP\* Counter AXI slave interface CDT\*, nIRQ, nFIQ Internint CT\*, nVCPUMNTIR ACE or CHI Master Debug Debug Power Pawer contro Care 1 MBIST Configuration

like memory and periperals.

Figure 2.3: Cortex-A53 MPCore architecture with 4 cores

The Cortex-A53 processor is a high efficiency processor that implements the Armv8-A architecture. While maintaining the A53's energy efficiency, the Cortex-A53 MPCore enhances overall system performances through parallel processing.

The A53 CPU has the ability to execute 64-bit applications with the AArch64 execution state. It also has the possibility to execute 32-bit applications with the AArch32 state for retrocompatibility with the existing ArmV7-A applications.

Each core within the subsystem is equipped with 32KB L1 instruction and 32KB L1 data caches, complemented by a shared 256KB L2 cache, as illustrated in Figure 2.4. These cache configurations significantly contribute to optimizing data access and enhancing overall processing efficiencty.

Given the processing power of the Cortex-A53 core, it is usually used to run embedded Linux and combine the features offered by Linux with the real-time operations offered by the other cores. In this idea, the A53 can be used for general purpose computing and interact with the other cores to execute certain services which require to satisfy real-time contraints.




Figure 2.4: A53SS Block Diagram

### 2.2.2 R5F Subsystem

The board selected for the project has two R5F subsystems, a dual-core implementation of the R5F processor, which is a version of the R5 processor with the floating point unit extension.

The architecture of the R5F core is the Armv7-R, which is specifically designed for real-time applications. The most important features are: deterministic behavior, safety and reliability.

It features an harvard memory architecture, which separates the cache for instructions and the cache for data. Each core has a total of 32KB of L1 cache: 16KB for instruction and 16KB for data.

To enable fast memory access the R5F has two tightly-coupled memories (TCMs), which are low latency, tightly integrated memories that can be used for instructions or data. The total TCM available for each core is of 32KB. It has similar performance to accessing instructions or data in cache. [4]

One of the most important features of the TCMs is the possibility to be accessed from external sources. This makes possible to preload data in the memory, such as instructions before they are needed from the core. It is also




Figure 2.5: R5FSS Block Diagram

possible to process data and save it on the TCMs, and external sources can directly access the data, without communicating with the core.

The TCM can be used to hold time-critical routines, such as interrupt handling routines or real-time tasks where the indeterminacy of a cache is undesirable. In addition, you can use it to hold ordinary variables, data types whose locality properties are not well suited to caching, and critical data strutures such as interrupt stacks. [7]

The subsystem can operate in one of two modes: split or single-core mode, which has to be decided during bootstrap. In split mode, each core of the subsystem is considered as a standalone processor, working completely independent from the other, and each of them has dedicated RAMs and interfaces. In single-core mode, only one of the cores is operating, but it has available

the TCM of the second core, which could be offered advantages in performance if the processing power of two cores is not needed, but a lot of data has to be processed.

## 2.2.3 M4F Subsystem

The last core of the system is an Arm Cortex-M4F running safety processing. Similar to the R5F, also the M4F has the extension for floating point unit.




Figure 2.6: M4FSS Block Diagram

The Cortex-M4F processor is a low-power processor that features low gate count, low interrupt latency, and low-cost debug. This processor is intended for deeply embedded applications that require fast interrupt response features. [6] The processor delivers exceptional power efficiency through an efficient instruction set and extensively optimized design. The M4 processor implements a version of the Thumb instruction set based on Thumb-2 technology, ensuring high code density and reduced program memory requirements.

The M4FSS has a total of 256Kb of SRAM divided into two banks: 192KB of I-RAM, and 64KB of D-RAM. The I-RAM meory is intended mainly for M4F's instruction code, and D-RAM for M4F's data. The M4F allows concurrent fetch for instruction code and data via dedicated buses. The M4FSS supports unified memory for both banks, which means that instruction code and data can be placed in any bank, although, it is recommended that the data saved is the intended one for efficiency purposes.

The RAM also has Error-correcting code (ECC), which is used to detect and correct data corruption which occurs in memory. To enhance safety, the core also has a Memory Protection Unit (MPU), giving the possibility to privileged software to define memory regions and assign memory access permission and attributes to each of them.

The M4FSS incorporates a dedicated local reset input. This makes possible to preload code in the M4F RAM and then release the reset, in this way the processor will have the instructions it needs when it starts.

During the boot sequence, another processor will start the M4F, from that point onward the M4F will be isolated form other cores, running safety processing. This isolation from other cores on the board is important to maintain a highly secure and predictable computational environment, essential for safety-critical applications.

#### 2.2.4 PRU-ICSSG

Industrial communication within Sitara processors and microcontrollers is efficiently managed by the Programmable Real-Time Unit Industral Communication Subsystem (PRU-ICSS). The PRU-ICSS is a co-processor subsystem that houses the PRU cores and Ethernet media access controllers (EMACs), responsible for executing low-level industrial Ethernet and fieldbus protocols via firmware. Higher-level protocol stack components are implemented in software running on the Arm cores.

PRU cores are mainly dedicated to industrial communication but can be harnessed for other custom applications, freeing the main Arm cores for more general control and data processing.

PRU-ICSSG represent the next generation of PRU-ICSS, building on the capabilities introduced in the predecessor (PRU-ICCS). At its core, each




Figure 2.7: PRUICSSG Architecture

PRU-ICSSG has 4 32-bit RISC cores:

- 1. 2 PRU cores
- 2. 2 Auxiliary Programmable Real-Time Units known as RTU-PRUs

A notable enhancement in the PRU-ICSSG, compared to its predecessor, is the inclusion of internal accelerators. These accelerators play a crucial role in data processing and movement, contributing to the achievement of both real-time and Gigabit-level speeds.

#### PRU-ICSSG Cores

PRUs, or Programmable Real-Time Units, are specialized processing units embedded in the Sitara family of microcontrollers. PRUs are designed for real-time applications that require low-latency and deterministic performance. They offer a dual-core architecture, with high programmability, enabling custom firmware to be executed in real time. PRUs are especially suitable for tasks such as industrial conrol, motor control, communication interfaces, and custom I/O control. They provide low-latency, direct access to processor pins, making them efficient for interfacing with external devices. PRUs can be used alongside the main ARM CPU, sharing resources as needed.

Within the subsystem there are two type of cores: PRUs and RTUs. The key distinction between them lies in their I/O access. PRUs are versatile, capable of I/O control and data processing, while RTUs are exclusively designated for data processing. Both, however, share access to PRU\_ICSSG and SoC resources.

The PRU-ICSSG is divided in two symmetrical slices. Each of them containing one PRU core and one RTU\_PRU core. The content within each slice is only accessible to the PRU and RTU cores within that slice, whereas content outside the slices can be accessed by any core. Each core has its dedicated instructions and broadside RAM, along with a RAM dedicated to each slice, shared by the cores belonging to that slice.

Each core can operate independently or in coordination with ARM cores or other PRU/RTU cores.

PRU cores are designed as non-pipelined, single-cycle execution engines. This means that all instructions, except for memory reads and writes, are completed within a signle cycle. As there is no pipelining, PRU cores offer full determinism, ensuring that instructions are not rearranged during execution.

## 2.3 Memory Map Layout

The memory map of an embedded device provides a layout of the memory space, indicating how different types of memory are organized and used within the device.

The two most important types in the AM64x are: MSRAM and DDR memory layout.

#### **MSRAM**

MSRAM, or SRAM (Static Random-Access Memory), stands out of rits high speed, low power consumption when idle, reliability, and lack of a need for data refreshing. However, it's relatively expensive and offers lower storage densite compared to DDR SDRAM.

The AM64x SoC offers a total of 2MB of MSRAM, divided into eight indi-

vidual banks, each with a size of 256KB.

Each of the four R5s cores has access to dedicated 256 KB private bank for exclusive use, providing isolation and dedicated memory space for each core.

In addition to core-specific banks, there are shared banks accessible by all cores, facilitating inter-core communication, shared data storage, and support for applications requiring more memory than their private banks can offer. Shared banks play an important role in enabling communication and data sharing between different cores within the SoC, providing collaborative processing capabilities.

This memory layout offers flexibility for applications. When using only one core, applications can utilize the private banks reserved for other cores as needed.




Figure 2.8: MSRAM layout

The first 512 KB of MSRAM is set aside for a specific purpose, it's reserved for the System Bootloader (SBL). The SBL is responsible for initializing the system, and it contains essential elements such as the System Controller Firmware (SYSFW) and SYSFW Board Configuration data.

The reason this memory is reserved is to create a dedicated space for the combined bootloader image. This image ensures that SYSFW is properly loaded into the DMSC Cortex M3 processor. Any attempt to modify or use tihs reserved memory for other purposes in the linker file should be avoided. If the reserved area is accidentally overlapped with an application's memory space, it can lead to problems during the boot process. Specifically, during the boot process, the SBL loads the core image, and if the reserved memory is not respected, there's a risk of overwriting the SBL itself. This could result in a malfunctioning or unstable system. To prevent such issues, the

SBL has built-in checks that will flag an error if it detects any section of an application falling within the reserved memory region. These checks are in place to ensure the system's integrity and reliable boot-up.

#### DDR

DDR is known for its high data throughput, cost-effectiveness, synchrnous operation with the system clock, and data transfer on both edges of the clock signal. This double data rate transfer significantly increases bandwidth and is ideal for memory-intensive applications. DDR SDRAM also provides greater memory density compared to MSRAM.

The layout of the DDR differs, depending on which Operating System is running on the cores.

If embedded Linux is running on the A53 core, the DDR has divided in sections, one for every core, which has to be used in the RTOS application.




Figure 2.9: DDR layout with linux running on A53 core

If RTOS or a baremetal application is running on the A53 core, the appli-

cation has to be loaded in DDR to boot. The DDR is not allocated in this case, and it can be used by the all the cores, specifying it in the linker file.




Figure 2.10: DDR layout with RTOS or baremetal application on A53 core

# 2.4 Networking

Advances in the embedded systems have lead to new functionalities to be required. The ability to communicate over the internet with other devices.

Networking is a broad term used to cover Ethernet (IEEE 802.3), EtherCAT Profinet and other ethernet-like communication protocols used in industrial, automative and other general use cases.

Networking is supported using the following hardware peripherals:

• Common Port Switch (CPSW): CPSW subsystem provides IEEE 802.3 standard Ethernet gigabit speed packet communication for the device and can also be configured as an Ethernet switch. CPSW supports RGMII and RMII interfaces.

• PRU-ICSSG: PRU-ICSSG is firmware programmable and can take on various personalities like Industrial Communication Protocol Switch (for protocols like EtherCAT, Profine, EtherNet/IP), Ethernet Switch, Ethernet MAC, Industrial Drives, etc. PRU-ICSSG supports RGMII and MII modes.




Figure 2.11: Networking Software Stack

#### 2.5 Inter Processor Communication

Inter-Processor Communication (IPC) is a fundamental aspect of multi-core systems like the AM64x SoC. In such systems, multiple CPUs or processor cores works together to achieve specific tasks or run various applications. These cores may need to communicate and share daa with each other to realize a larger system-level application or to coordinate their activities. IPC mechanisms facilitate this communication.




Figure 2.12: IPC mechanisms

There are two IPC mechanisms to realize communication between real-time cores:

- 1. IPC Notify
- 2. RPMessage

Developers can leverage IPC Notify alongside RPMessage, to fine-tune their applications based on their specific needs and requirements.

# 2.5.1 IPC Notify

IPC Notify defines APIs for enabling low-latency inter-processor communication between different CPU cores. These APIs prioritize speed and efficiency and are therefore contrained in terms of features.

To achieve low latency, the underlying implementation employs hardware mechanisms to interrupt the receiving CPU cores. Additionally, it utilizes hardware FIFOs when available, and in cases where hardware FIFOs aren't present, it resorts to using software FIFOs based on fast internal RAM to transport message values.

In the case of AM64x, IPC notify utilizes hardware mailbox-based hardware FIFOs to transport messages and interrpt the receiving CPU core. This approach ensure that messages are exchangesd with minimal delay and high

efficiency, making it suitable for scenarios where speed is a primary consideration.

The first limitation to have all the advantages offered by IPC notify is the size of the message: IPC Notify combines the message content and client ID into a single 32-bit value, limiting the content of the message to less than a byte.

## 2.5.2 RPMessage

RPMessage, or Remote Processor Message, is a communication method that enables CPUs to exchange messages in the form of packet buffers. These messages are directed to specific logical endpoints on another CPU, facilitating efficient inter-processor communication.

RPMessage exploits shared memory between cores to exchange the messages. The sender places a packet in a buffer inside the shared memory. After that, it has to notify the receiving core that there is a new message to process. This notification is done using a hardware interrupt mechanism, similar to IPC Notify.

In contrary with IPC Notify, RPMessage allows for variable packet sizes. When both ends are using real-time opearting systems, the minimum packet size is 4 bytes, but it can be configured by the developer to use bigger sizes, although 512 bytes should be taken as upper limit. If Linux is involved in the communication the size of the packet is fixed to 512 bytes, configured in the Linux kernel.

Every core can establish multiple logical endpoints, where the message can be delivered to, allowing for multiple communication channels between CPUs.


#### 2.5.3 Linux IPC

The RPMsg char driver serves as an interace for user-space processes to access RPMsg endpoints. These endpoints are used for communication between different applications and can be uniquely accessed by requesting specific interactions with the remote service. What's important to note is that the RPMsg char driver supports the creation of multiple endpoints for each

RPMsg char device that has been initialized. This means that a single RPMsg char device can be used for different instances or applications.

When these endpoints are created, they appear as individual character devices within the /dev directory. Underlying this setup, the RPMsg bus operates on top of the VirtIO bus. Each time a VirtIO name service announcement message is sent, a new RPMsg device is generated, and it's intended to be bound to an RPMsg driver. These RPMsg devices are dynamically generated, initiated by an announcement message from the remote processor. This message contains information about the service's name, source, and destination addresses.

The handling of this announcement message is the responsability of the RPMsg bus, which dynamically creates and registers an RPMsg device that represents the remote service. Once a relevant RPMsg driver is registered, it is immediately probed by the bus, and this allows both sides to begin exchanging messages.



RPMsg char driver/library stack

Figure 2.13: RPMsg library stack

#### 2.5.4 PRU IPC

Given that PRUs can can offload tasks from the primary cores, establishing communication between the PRU cores and the ARM cores becomes essential.

PRU IPC module provides APIs for communicating with the PRU cores with low latency. The communication is done in the form of blocks of data transfer in one exchange. Options are available for configuring multiple buffers and blocks per buffer.




Figure 2.14: PRU IPC

PRU write to the shared memory and creates an interrupt even once a certain number of samples, which are equal to the block size, have been written into IPC Shared Memory. The PRU writes one block of data for all the buffers at a time, and then moves on to the buffer after that.

After writing the block of data, the PRU sends an interrupt to the destination of the message, which can read it from the shared memory.

#### Communication between Linux and PRUs

There are two vrings provided per PRU core, one vring is used of rmessages passed to the Linux core and other one is used for receiving messages. System level mailboxes are used to notify cores (ARM or PRU) when new messages are waiting in the shared buffers.

On the ARM Linux side, RPMsg messages are received in kernel space. An interface module is provided (rpmsg\_pru) that creates a character device in user space so that users can perform operations (read or write) on a character device in the file system to communicate with PRU cores.

On the PRU side, an RPMsg library is provided in the Software Support Package that aims to abstract the communication, providing developers with send/receive APIs for simple communication with other cores.




Figure 2.15: Components for Linux and PRU IPC

#### ARM to PRU

Steps for the ARM core:

- 1. Allocate or Retrieve Buffer: the ARM host starts by either allocating or acquiring a used buffer from the slave Vring.
- 2. Data copy: the data to be transferred is copied into the chosen buffer.
- 3. Add to Available List: The filled buffer is then added to the available list in the slave Vring.
- 4. Notify the PRU: to signal the PRU, the ARM host kicks the slave Vring by sending its index via a message in Mailbox 2.

#### Steps for the PRU core:

1. Detect Kick: The PRU monitors Mailbox 2 for a kick with the index of the relevant Vring, indicating that data is ready for reception.




Figure 2.16: Steps needed to send a message from the ARM core to the PRU

- 2. Retrieve Available Buffer: the PRU obtains the available buffer from the slave Vring.
- 3. Data extraction: the data to be received is copied from the buffer in the previous step.
- 4. Add to Used List: the now empty buffer is added to the used list in the slave Vring.
- 5. Notify the ARM Host: to inform the ARM host about the completion, the PRU kicks the slave Vring by writing its index into a message in Mailbox 3.

#### PRU to ARM




Figure 2.17: Steps needed to send a message from the PRU to the ARM core Steps for the PRU:

- 1. Retrieve Available Buffer: the PRU starts by obtaining an available buffer from the host Vring.
- 2. Data copy: the data to be transferred is copied into the buffer of the previous step.

- 3. Add to Used List: The filled buffer is then added to the used list in the host Vring.
- 4. Notify the ARM: to signal the ARM host, the PRU kicks the host Vring by writing its index into a message in Mailbox 3.

#### Stesp for the ARM host:

- 1. Kicked Vring Detection: an interrupt is triggered, signaling that Mailbox 3 was kicked with the index of the host Vring. This notifies the ARM host that data is available for reception. of the relevant Vring, indicating that data is ready for reception.
- 2. Retrieve Used Buffer: the ARM host retrieves the used buffer from the host Vring.
- 3. Data extraction: the data to be received is copied from the buffer acquired in the previous step.
- 4. Add to Available List: the now empty buffer is added to the available list in the slave Vring.
- 5. Notify the PRU: to inform the PRU about the completion, the ARM host kicks the host Vring by writing its index into a message in Mailbox 2.

# 2.6 System boot

The boot process is a complex process in the AM64x, since it has different heterogeneous processors. An additional core, a Cortex-M3, is reserved for the booting process and other management functions. This core is also called Device Management and Security Controller (DMSC).

#### 2.6.1 Boot without Linux

The bootflow, in case the A53 is not running Linux, consists of two main steps that occur when the device is powered on:

- 1. ROM boot
- 2. SBL boot

In the ROM boot step, a built-in component of microcontroller hardware, called ROM bootloader, takes control. Its primary responsibility is to initiate the next-stage bootloader, the SBL. The ROM bootloader is generally kept in secure, read-olny memory to ensure its integrity and security, working as root of trust for the rest of the operations.

After the ROM bootloader, the SBL takes control which is typically more versatile and configurable than the ROM bootloader. Te SBL is responsible for orchestrating the boot process of the actual application. It can perform complex bootloading tasks, including initializing different processor cores and managing the loading and execution of the application software. It may also handle the parsing and loading of the application image into the appropriate memory locations and take care of other initialization tasks required for the application to run successfully.

#### Initial Boot Flow

The initial boot flow is the first part of the boot process and it specifies how everything starts and how all the cores that belongs to the system are initialized and started.

The core components to start the initial boot process are:

- 1. DMSC
- 2. R5F core
- 3. Boot pins

The DMSC is a core dedicated for the central management of the device. [4] Upon powering the system, the DMSC is the first core that starts, executing the first set of instructions on the AM64X device, through the DMSC ROM code. Subsequently, it will run the SYSFW code, which provides runtime functions that help the system to be configured and run correctly.

The Cortex R5F acts as the boot controller of the system. It is the core which manages the rest of the boot flow on the device, after it has been released from reset by the DMSC. When it comes out of the reset, it executes the R5 ROM code, and eventually it will run the SBL.

The boot pins are a set of pins in the board which specifies where the SBL image is located and how the peripheral storing it is configured.




Figure 2.18: Initial boot flow of the SoC

The first thing after the Power On Reset (PORZ) is running the DMSC ROM, which in turn starts the R5F ROM code. The two of them will collaborate to realize the boot of the system.

After that, the SBL is needed for the boot process. The SBL will be loaded in the R5 from the peripheral specified with the boot pins. Before loading it, the DMSC validates the image's integrity. The R5 will find the image for the SYSFW, store it in its internal memory and the DMSC will check that the firmware is valid before storing in its internal memory and executing the code.

The next stages of the boot process will be done by the R5, in conjunction with the services offered by the SYSFW. As the other cores start up, they will use SYSFW services to check and configure the rest of the device.

#### **Boot Process flow**

In the boot process, the DMSC works as the boot controller for the public ROM. It takes care of essential configurations and releases the reset for R5's CPU. The R5 core checks the boot mode pins and sets up the necessary peripheral interface to access a boot image. After conducting a cursory image check, the verified boot image is handed over to the DMSC.




Figure 2.19: Flow of the boot process




Figure 2.20: Steps done by the SBL

The DMSC ROM then takes over, performing code verification and routing the boot image to the on-chip RAM. Following this, the R5 core transitions into an idle state. DMSC ROM code asserts a reset of the MCU, redirects the boot vector to the freshly loaded image, and releases the reset, thereby initiaing a restart of R5. This restart occurs with the Public ROM code fully disconnected.

Finally, the execution of the Public ROM code is triggered after a cold or warm reset, marking the completion of the boot process.

Upon the reset of R5 and the initiation of SBL execution, the DMSC ROM performs a restart of the RTI (Real-Time Interrupt) watchdog timer, extending the timeout for an additional 180 seconds. During this time, it becomes imperative for SBL to load the DMSC firmware provided by Texas Instruments; failure to do so may result in a preemptive MCU reset, serving as a protective measure against potential software misbehavior.

One of the primary responsibilities of SBL is to load the DMSC firmware. Only after successfully executing this task can SBL proceed to load the images for other processors and request a reset release from the DMSC firmware for those cores.

#### 2.6.2 DMSC

The DMSC performs the following functions:

- Device Management
- Configuration of boot vectors and control of the reset release of the R5 core
- IPC configuration via main DMSS rings and Secure Proxy
- PLL configuration (R5 and SA2UL)
- X509 certificate parsing
- SA2UL configuration to SHA512 for image integrity checks
- DMSC fimware loading

In the case of AM64X the firmware loaded by the DMSC is the System Controller Firmware (SYSFW). It acts as a centralized server for the SoC. The services it provides are:

- Resource Management: SYSFW manages system resources, ensuring that various hardware components and resources are allocated, accessed, and controlled efficiently. This includes tasks such as configuring and managing peripherals, memory regions, and interconnects. It is essential to avid conflicts between different components of the SoC.
- Power Management: SYSFW is responsible for controlling the power states of different parts of the SoC. It manages power modes and transitions, ensuring that the SoC operates in power-efficient states when possible.
- Security: SYSFW enforces security policies, handling secure boot processes, and managing cryptographic functions to protect the system from unuathorized access or tampering. It may be involved in setting up and managing hardware security features.

Given the importance of the task performed by the SYSFW, it needs to be loaded and executed before the Secondary Bootloader (SBL) or any other part of the system can perform their tasks effectively.

#### 2.6.3 Linux boot

The initial boot flow is similar to the one presented before, even if Linux has to be run. The DMSC always runs the SYSFW and starts the booting process. The R5F will start loading all the images for the necessary components of the system: ATF, OPTEE, and A53 SPL, all coming from the boot media, specified through the boot pins.

- 1. ATF: ARM Trusted Firmware, is a software component that secures booting, manages hardware, and establishes trusted environments on Arm-based systems.
- 2. OPTEE: establishes a secure environment on Arm-based systems for running and managing trusted applications, ensuring isolation and security from the normal system operations.
- 3. A53 SPL: small piece of code or bootloader necessary for initializing the system hardware, which will run on the A53 core.

The ROM copies content of the bootloader to static RAM. SRAM memory is limited, due to physical reasons and we only have few KBs for bootloader. Usually, regular bootloader (e.g. U-Boot) binary is bigger than that. So we need to create some additional bootloader, which will initialize regular RAM and copy bootloader to RAM, and then jump to execute that regular bootloader. This additional bootloader is usually referred as uboot-SPL (which stands for Secondary Program Loader).

The bootloader (uboot) decompresses the Linux kernel into RAM from the specified peripheral. It then executes a jump to the kernel's first instruction, starting the execution of the system.




Figure 2.21: Components needed for the boot of Linux




Figure 2.22: Linux Boot Flow

# Chapter 3

# Publish/Subscribe communication

Publish/subscribe (pub/sub) technology encompasses a wide number of solutions that aim at solving a vital problem pertaining to timely information dissemination and event delivery from publishers to subscribers. [18]

In a pub/sub system there are two entities which can participate to the communication: the publishers and the subscribers. Subscribers have the possibility to express their interest in a type of event or a pattern of event, and they are notified when a publisher generate an event which they are interested in.

The biggest advantage in using pub/sub communication is the decoupling of in space, time and synchronization between publishers and subscribers. [14]

The pub/sub paradigm is very useful in describing and monitoring the world around us. Any person meets a constant barrage of events in his

# 3.1 Apache Kafka

Apache Kafka is an open-source distributed even streaming platform that can publish, subscribe to, store, and process streams of records in real time. It is designed to handle data streams from multiple sources and deliver them to multiple consumers. [15]




Figure 3.1: Apache Kafka Architecture

The main characteristics of Kafka are:

- 1. Persistent messaging: the messages are not lost, at least until they are read.
- 2. High throughput: Kafka support millions of messages per second.
- 3. Distributed: Kafka support distributing consumption over a cluster of consumer machines while maintaining ordering semantics.
- 4. Multiple client support: Kafka supports the integration of clients from different platforms.
- 5. Real Time: Messages produced by the threads should be immediately visible to consumers.

Kafka is a distributed system consisting of servers and clients that communicate via a high performance TCP network protocol. It can be deployed on

bare-metal hardware, virtual machines, and containers in on-premise as well as cloud environments.

Kafka is run as a cluster of one or more servers that can span multiple datacenters or cloud regions. Some of these servers form the storage layer, called brokers. For mission critical use cases, a Kafka cluster is highly scalable and fault-tolerant: if any of its servers fails, the other servers will take over their work to ensure continuous operations without any data loss.

Kafka clients allow to write distributed applications and microservices that read, write and process streams of events in parallel, at scale, and in a fault tolerant manner even in the case of network problems or machine failures.

#### 3.1.1 Events

Events are one of the most important elements in Kafka. An event records the fact that "something happened". When data is written or read, this is done in form of events in Kafka. [9]

Event streaming is the practice of capturing data in real-time from event sources like databases, sensors, mobile devices, cloud services, and software applications in the form of of streams of events; storing

An evet has a key, value, timestamp and optional metadata headers. An example of event could be:

- Event key: "Alice"
- Event value: "Made a payment of \$200 to Bob"
- Event timestamp "Jun. 25, 2020 at 2:06 p.m."

## **3.1.2** Topics

In every messaging system based on pub/sub communication, the topic plays one of the most important role, providing the possibility to decouple consumers and producers.

Events, or messages, are organized and durably stored in topics. Topics in Kafka are always multi-producer and multi-subscriber. Events in a topic can be read as often as needed, unlike traditional messaging systems, events are not deleted after consumption. Instead, you define for how long Kafka should retain your events through a pre-topic configuration setting, after which old events will be discarded. Kafka's performance is effectively constant with respect to data size, so storing data for a long is perfectly

#### 3.1.3 Partitions

Topics are partitioned, meaning a topic is spread over a number of "buckets" located on different Kafka brokers. This distributed placement of your data is very important for scalability because it allows client appliations to both read and write the data from/to many brokers at the same time. When a new event is published to a topic, it is actually appended to one of the topic's partitions.




Figure 3.2: Kafka Partitions

Everything in Kafka is modeled around partitions. They rule Kafka's storage, scalability, replication and message movement.

Kafka's topics are divided into several partitions. While the topic is a logical concept in Kafka, a partition is the smallest storage unit that holds a subset

of records owned by a topic. Each partition is a single log file where records are written to it in an append-only fashion.




Figure 3.3: Structure of a partition

#### Offsets

The records in the partitions are each assigned a sequential identifier called the offset, which is unique for each record within the partition. The offset is an incremental and immutable number, maintained by Kafka. When a record is written to a partition, it is appended to the end of the log, assigning the next sequential offset.

Offsets are used by consumers when reading records from a partition.

Although messages within a partition are ordered, messages across a topic are not guaranteed to be ordered.

For every consumer, Kafka only needs to maintain the information about the latest offset.




Figure 3.4: Partitions with the offset for every record

#### **Distribution of Partitions**

A Kafka cluster is made of one or more servers. In the Kafka universe, they are called brokers. Each broker holds a subset of records that belongs to the entire cluster. Kafka distributes the partitions of a particular topic across multiple brokers.

To make your data fault-tolerant and highly available, every topic can be replicated, even across geo-regions or datacenters, so that there are always multiple brokers that have a copy of the data just in case things go wrong, you want to do maintenance on the brokers, and so on. Replication is done at the partition level.

#### Advantages:

- By spreading partitions across multiple brokers, a single topic can be scaled horizontally to provide performance far beyond a single broker's ability.
- A single topic can be consumed by multiple consumers in parallel.
- Serving all partitions from a single broker limits the number of consumers it can support. Partitions on multiple brokers enable more consumers.
- Mutliple instances of the same consumer can connect to partitions on different brokers, allowing very high message processing throughput.

The copies of the partitions are called replicas. If a broker fails, Kafka can still serve consumers with the replicas of partitions that failed broker owned.

Kafka replicate partitions so if a broker goes down, a backup partition takes over and processing can resume. The replication factor is configurable (e.g., configurable factor of three creates three copies of a partition, one leader and two followers).

All reads and writes go to the leader of the partition. Typically, there are many more partitions than brokers and the leaders are evenly distributed among brokers. The logs on the followers are identical to the leader's log; all have the same offsets and messages in the same order. Although at any given time, the leader may have a few unreplicated messages at the end of its log.

Followers consume messages from the leader like a Kafka consumer would and apply them to their own log. Followers pulling from the leader enables the follower to batch log entries applied to their log.

#### 3.1.4 Producers

Producers in Apache Kafka serve as data publishers, sending messages or events to topics within the Kafka cluster. The producer is *thread safe* and sharing a single producer instance across threads will generally achieve better performance than having multiple instances.

The producer consists of a pool of buffer space taht holds records that haven't yet been transmitted to the server as well as a background I/O thread that




Figure 3.5: Example of Producer publishing data

is responsible for turning these records into requests and transmitting them to the cluster.

The **send()** method is asynchronous. When called it adds the record to a buffer of pending record and returns immediately. This allows the producer to batch together individual records for efficiency.

The producer maintains buffers of unsent records for each partition. The batch size is configurable, to satisfy the need of every application. Making the batch size larger can result in an improvement in efficiency, but it requires more memory.

#### Fault Tolerance

The producers in Kafka will automatically know to which broker and partition to write based on the message and in case there is a Kafka broker failure in the Kafka cluster, the producers will automatically recover from it, which makes Kafka resilient and highly adaptable.

#### **Load Balancing**

The producer sends data directly to the broker that is the leader for the partition without any intervening routing tier. To help the producer do this, all Kafka nodes can answer a request for metadata about which servers are alive and where the leaders for the partitions of a topic are at any given time to allow the producer to appropriately direct its requests.

The producer controls which partition it publishes messages to. This can be done at random, implementing a random load balancing, or it can be done by

a semantic partitioning function. This second approach allows the developer to define a partition key and use it together with an hashing function to decide to which partition publish the message (e.g., if the key chosen was a user id, then all data for a given user would be send to the same partition).

Messages written to the partition leader are not immediately readable by consumers regardless of the producer's acknowledgement settings. When all in-sync replicas have acknowledged the write, then the message is considered committed, which makes it available for reading. This ensure taht messages cannot be lost by a broker failure after they have already been read. This implies that messages which were acknowledged by the leader only can be lost if the partition leader fails before the replicas have copied the message. Nevertheless, this is often a reasonable compromise in practice to ensure durability in most cases while not impacting throughput too significantly.

#### Asynchronous Send

Batching is one of the big drivers of efficiency, and to enable batching the Kafka producer will attempt to accumulate data in memory and to send out larger batches in a single request. The batching can be configured to accumulate no more than a fixed number of messages and to wait no longer than some fixed latency bound. This allows the accumulation of more bytes to send, and few larger I/O opeartions on the servers. This buffering is configurable and gives a mechanism to trade off a small amount of additional latency for better throughput.

#### 3.1.5 Consumers

Consumers are vital components that subscribe to specific topics within Kafka cluster to retrieve and process messages or events. They play a key role in data consumption, allowing applications to access and utilize the information published by producers, facilitating real-time data processing and analysis. They work by issuing "fetch" requests to the brokers leading the partitions it wants to consume. The consumer specifies its offset in the log with each request and receives back a chunk of log beginning from that position. The consumer has significant control over this position and can rewind it to re-consume data if needed.

#### Push vs Pull

In this respect, Kafka follows a more traditional design, shared by most messaging systems, where data is pushed to the broker from the producer and pulled from the broker by the consumer. A push based system has difficulties dealing with different consumers as the broker controls the rate at which data is transferred.

A pull based system has the nicer property that if the consumer falls behind in processing messages, it can catch up at any time. Another advantage of a pull-based system s that it lends itself to aggressive batching of data sent to the consumer. A push-based system must choose to either send a request immediately or accumulate more data and then send it later without knowledge of whether the downstream consumer will be able to immediately process it. If tuned for low latency, this will result in sending a single message at a time only for the transfer to end up being buffered anyway, which is wasteful. A pull-based design fixes this as the consumer always pulls all available messages after its current position in the log. Optimal batching is achieved without introducing unnecessary latency.

#### Consumer Position (Offset)

Keeping track of *what* has been consumed is one of the key performance points of a messaging system.

A topic is divided into a set of totally ordered partitions, each of which is consumed by exactly one consumer within each subcribing consumer group at any given time. This means that the position of a consumer in each partition is just a signle integer: the offset of the next message to consume. This makes the state about what has been consumed very samll, just one number for each partition. This state can be periodically checkpointed. This makes the equivalent of message acknowledgments very cheap.

There is a side benefit of this decision. A consumer can deliberately rewind back to an old offset and re-consume data. This violates the common contract of a queue, but turns out to be an essential feature for many consumers.

#### **Detecting Consumer Failure**

After subscribing to a set of topics, the consumer will automatically join the group when poll(Duration) is invoked. The poll API is designed to ensure consumer liveness. As long as you continue to call poll, the consumer will stay in the group and continue to receive messages from the partitions it was assigned. Underneat the surface, the consumer sends periodic hearbeats to the server. If the consumer creashes or is unable to send heartbeats for a configured duration, then the consumer will be considered dead and its partitions will be reassigned.

#### 3.1.6 Brokers

Kafka cluster consists of one or more servers, called brokers, which execute Kafka. Using a single broker for an application is possible, but it doesn't allow to exploit all the services that Kafka offers, like data replication.

## 3.1.7 Writing Records to partitions

There are three different ways that a producer can write a record to a partition:

- Partition key
- Kafka decides the partition
- Writing to a customer partition

#### Partition key

A producer can use a partition key to direct messages to a specific partition. A partition key can be any value that can be derived from the application context (e.g., device ID, user ID).

By default, the partition key is passed through a hashing function, which creates the partition assignment. That assures that all records produced with

the same key will be located in the same partition. Specifying a partition key enables keeping related events together in the same partition and in the exact order in which they were sent.




Figure 3.6: Distribution of messages based on partition key

The data distribution of the partition key can lead to broker skew if keys are not well distributed. It's important to use a partition key to put related events together in the same partition in the exact order in which they were sent.

#### Kafka decide the partition

If a producer doesn't specify a partition key when producing a record, Kafka will use a round-robin partition assignment. Those records will be written evenly across all partitions of a particular topic. However, if no partition key is used, the ordering of records can not be guaranteed within a given partition.

#### Writing a customer partition

In some situations, a producer can use its own partitioner implementation that uses othre business rules to do the partition assignment. This guarantees the maximum customization, satisfying all the needs an application can have.


# 3.1.8 Reading records from a partition

Unlike the other pub/sub implementations, Kafka does not push messages to consumers. Instead, consumers have to pull messages off Kafka topic

partitions. A consumer connects to a partition in a broker, reads the messages in the order they were written.

The offset of a message works as a consumer side cursor at this point. The consumer keeps track of which messages it has already consumed by keeping track of the offset of messages. After reading a message, the consumer advances its cursor to the next offset in the partition and continues. Advancing and remembering the last rewad offset within a partition is the responsability of the consumer.

By remembering the offset of the last consumed message for each paritition, a consumer cna join a partition at the point in time they choose and resume from there. That is particularly useful for a consumer to resume reading after recoverting from a crash.



Each consumer has its own view about the partition.

Figure 3.7: Example of reading a partition from two consumers

### 3.1.9 Consumer Groups

Kafka has the concept of consumer groups where several consumers are grouped to consume a given topic. Consumers in the same consumer group are assigned the same group-ID value.

The consumer group concept ensures that a message is only ever read by a single consumer in the group.

Multiple consumer groups are useful when different applications need to read the same content. Each consumer would have different offset pointer to keep information about the latest read record.

When a consumer group consumes the partition of a topic, Kafka makes sure that each partition is consumed by exactly one consumer in the group.




Figure 3.8: Consumer groups reading from the Kafka cluster

Consumer groups enally econsumer to parallelize and process messages at very high throughputs. However, the maximum parallelism of a group will be equal to the number of partitions of that topic.

The number of consumers don't govern the degree of parallelism of a topic. It's the number of partitions that governs the degree of parallelism.




Figure 3.9: Kafka degree of parallelism

# 3.1.10 Acks

# Chapter 4

# Implementation

# 4.1 Results

#### 4.1.1 Direct Communication

In this section there are the measurements obtained by utilizing RPMsg directly. In their implementation every packet has 16 bytes of header, so the real message can be MAX\_MSG\_DIMENSION - 16 bytes of dimension.

#### **RTOS Cores**

The round trip time for R5s processors is copmuted by timing a message exchange between two different R5s.

The round trip time for M4 processor is computed by timing a message exchange between the M4 core and one of the R5s.

Table 4.1: Round trip time results using RP Message between RTOS cores

Message Size (in bytes)	32	64	128	256	512	1024
RTT R5 (in us) RTT M4 (in us)				54.9 125.7		

Table 4.2: Round trip time results using RP Message between Linux and RTOS cores

Message Size (in bytes)	32	64	128	256	512
Linux and R5 (in us) Linux and M4 (in us)			77 110		

Table 4.3: Round trip time results using the middleware between RTOS cores in push mode

Message Size (in bytes)	32	64	128	256	512	1024
Producer R5 Time (in us)	73.9	90.4	121.7	182.7	317.4	501.1
Producer M4 Time (in us)	99.7	111.1	137.6	190.7	322.4	506.9
Consumer R5 Time (in us)	76.9	92.9	122.9	182.9	317.6	503.2
Consumer M4 Time (in us)	74.9	82.1	120.6	182.8	315.2	570.3

#### Linux and RTOS cores

#### 4.1.2 Broker Communication

In this section there are the measurements obtained by using the pub/sub middleware. There are two modes which are tested:

- Push: after that a producer sends a message to a broker, the broker sends it directly to all the subscribed consumers.
- Pull: the consumers have to ask for the message to be delivered.

#### RTOS cores

In this section only RTOS cores are tested (M4 and R5).

#### Push

When there is only one consumer and one producer in push mode the time needed for the consumer and the producer are basically the same.

Table 4.4: Round trip time results using the middleware between RTOS cores with multiple consumers in push mode

Message Size (in bytes)	32	64	128	256	512	1024
Producer Time (in us)	277.2	300.9	358.9	478.2	744.9	1110.1
Consumer 1 Time (in us)	282.2	306.1	364.1	483.2	750.1	1115.1
Consumer 2 Time (in us)	763.4	765.4	804.1	991.4	1279.1	1503.4
Consumer 3 Time (in us)	539.4	510.1	634.6	754.2	1063.6	1283.4

Table 4.5: Round trip time results using the middleware between RTOS cores in pull mode

Message Size (in bytes)	32	64	128	256	512	1024
Producer R5 Time (in us)	93.1	104.1	121.2	152.4	212.7	301.8
Producer M4 Time (in us)	171.1	182.4	191.5	262.4	391.9	579.2
Consumer R5 Time (in us)	228.6	238.9	276.1	325.4	439.9	618.9
Consumer M4 Time (in us)	372.3	411.5	490.4	589.9	843.8	1236.7

As it can be seen in the table 4.3, the time for the consumer on the M4 is the same for the consumer on the R5 core, since no messages have to be sent from the consumer when the communication is in push mode.

The variations in time measurements among different consumers, which cab be seen in 4.4 can be attributed to the system's booting sequence. During the boot process, the initialiation of memory areas can differ, consequently leading to variations in the prioritization of message delivery. It becomes apparent that the order in which processes are booted significantly influences the subsequent beavior of the system, resulting in different timing outcomes across consumers.

#### Pull

#### 4.1.3 Linux on Cortex-A53

In the Liux IPC library communication the maximum dimension for messages is 512 bytes.

Table 4.6: Round trip time results using the middleware betewen Linux and RTOS cores in push mode

Message Size (in bytes)	32	64	128	256	512
Producer Time(in us)					
Consumer Time (in us)	97	127	191	264	393

Table 4.7: Round trip time results using the middleware betewen Linux and RTOS cores in pull mode

Message Size (in bytes)	32	64	128	256	512
Producer Time(in us) Consumer Time (in us)					

Push

Pull

# **Bibliography**

- [1] Real time linux. https://www.embedded.com/real-time-linux/, 2001.
- [2] Arm m4 specifications. https://developer.arm.com/Processors/Cortex-M4, 2014.
- [3] Embedded linux ubuntu. https://ubuntu.com/blog/what-is-embedded-linux, 2019.
- [4] Am64x technical reference manual. https://www.ti.com/lit/ug/spruim2h/spruim2h.pdf, 2020.
- [5] Embedded linux windriver. https://www.windriver.com/solutions/learning/embedded-linux, 2020.
- [6] Cortex-m4 technial reference manual. https://developer.arm.com/documentation/ddi0439/b/Introduction/Product-documentation/Documentation, 2021.
- [7] Tightly coupled memories documentation. https://developer.arm.com/documentation/den0042/a/Tightly-Coupled-Memory, 2021.
- [8] Am64x datasheet. https://www.ti.com/lit/ds/symlink/am6412.pdf, 2023.
- [9] Apache kafka documentation. https://kafka.apache.org/documentation/, 2023.
- [10] freertos site. https://www.freertos.org/about-RTOS.html, 2023.
- [11] Gnu make site. https://www.gnu.org/software/make/, 2023.
- [12] Yocto project. https://www.yoctoproject.org/, 2023.

BIBLIOGRAPHY 68

[13] Doug Abbott. Linux for embedded and real-time applications. Elsevier, 2011.

- [14] Patrick Th. Eugster, Pascal A. Felber, Rachid Guerraoui, and Anne-Marie Kermarrec. The many faces of publish/subscribe. *ACM Comput. Surv.*, 35(2):114–131, jun 2003.
- [15] Nishant Garg. Apache kafka. Packt Publishing Birmingham, UK, 2013.
- [16] Daniele Lacamera. Embedded systems architecture. 2023.
- [17] Otavio Salvador and Daiane Angolini. Embedded Linux Development with Yocto Project. Packt Publishing Ltd, 2014.
- [18] Sasu Tarkoma. Publish/subscribe systems: design and principle. 2012.