

**Department of Computer Science and Engineering**  
**Monsoon Semester – 2024**  
**CS2092E: Hardware Laboratory**

**Assignment – 1**

Design and implement the following using Verilog:

- 1) A finite-state machine to detect sequence 1101 in the input stream. If sequence is detected output 1 else output 0
- 2) Design a finite state machine (FSM) for a vending machine that dispense water which costs Rs.15. The machine accepts coins of denominations 5 and 10 rupees only. The machine should handle the following states: idle, accepting coin(s), returning change, and dispensing water

Subsequently, simulate and verify using **ModelSim integrated with Intel Quartus software**. You are supposed to write the test bench with all the cases for every design.

**Naming Conventions for Submission**

- You should create two files for each question: one for the source code (the hardware implementation) and the other for the testbench
- The source code and testbench must be named  
    <ROLLNO>\_<FIRSTNAME>\_<QNUMBER>.v and  
    <ROLLNO>\_<FIRSTNAME>\_<QNUMBER>\_tb.v, respectively.  
(Example: BxyyyyCS\_LAXMAN\_1.v and BxyyyyCS\_LAXMAN\_1\_tb.v)
- Submit a single zip file containing all the files. The name of this file should be  
    <ROLLNO>\_<FIRSTNAME>.zip (Example BxyyyyCS\_LAXMAN.zip)

**Policies for Submission and Evaluation**

- You must submit your assignment on the EduServer course page on or before the submission deadline: August 22, 2024, 23:59 hrs
- During the evaluation, failure to execute programs may lead to zero marks for the evaluation
- Detection of any malpractice related to the lab course can lead to an 'F' grade in the course
- If any candidate does not submit the assignment, they are not eligible for the corresponding evaluation
- The assignment zero is mandatory and carries the marks

\*\*\*\*\*