

Department of Computer Science and Engineering
Monsoon Semester – 2024
CS2092E: Hardware Laboratory

Assignment – 2

Design and implement the following using Verilog (MIPS implementation):

- 1) Check if the given positive number is odd or even
- 2) Compute the factorial of a given positive number
- 3) Change the case (upper to lower and vice versa) of all the alphabets in a given string
- 4) Check whether the given string is a palindrome or not
- 5) Check whether the summation of given two numbers is prime or not
- 6) Convert a given 32-bit binary number to its decimal equivalent

Subsequently, simulate and verify using **ModelSim integrated with Intel Quartus software**. You are supposed to write the test bench with all the cases for every design.

Naming Conventions for Submission

- You should create two files for each question: one for the source code (the hardware implementation) and the other for the testbench
- The source code and testbench must be named
 <ROLLNO>_<FIRSTNAME>_<QNUMBER>.v and
 <ROLLNO>_<FIRSTNAME>_<QNUMBER>_tb.v, respectively.
(Example: BxyyyyCS_LAXMAN_1.v and BxyyyyCS_LAXMAN_1_tb.v)
- Submit a single zip file containing all the files. The name of this file should be
 <ROLLNO>_<FIRSTNAME>.zip (Example BxyyyyCS_LAXMAN.zip)

Policies for Submission and Evaluation

- You must submit your assignment on the EduServer course page on or before the submission deadline:05, Sept., 2024, 23:59 hrs
- During the evaluation, failure to execute programs may lead to zero marks for the evaluation
- Detection of any malpractice related to the lab course can lead to an 'F' grade in the course
- If any candidate does not submit the assignment, they are not eligible for the corresponding evaluation
- The assignment zero is mandatory and carries the marks
