

# AOD403/AOI403

# 30V P-Channel MOSFET

## **General Description**


The AOD403/AOI403 uses advanced trench technology to provide excellent  $R_{\rm DS(ON)},$  low gate charge and low gate resistance. With the excellent thermal resistance of the DPAK/IPAK package, this device is well suited for high current load applications.

## **Product Summary**

 $\begin{array}{ll} V_{DS} & -30V \\ I_{D} \; (at \; V_{GS} \!\! = \! -20V) & -70A \\ R_{DS(ON)} \; (at \; V_{GS} \!\! = \! -20V) & < 6.2 m\Omega \\ R_{DS(ON)} \; (at \; V_{GS} \!\! = \! -10V) & < 8 m\Omega \end{array}$ 

100% UIS Tested 100%  $R_g$  Tested





Absolute M	aximum Rati	ngs T <sub>4</sub> =25	℃ unless otl	herwise noted

Parameter		Symbol	Maximum	Units	
Drain-Source Voltage		V <sub>DS</sub>	-30	V	
Gate-Source Voltage		V <sub>GS</sub>	±25	V	
Continuous Drain	T <sub>C</sub> =25℃		-70		
Current <sup>G</sup>	T <sub>C</sub> =100℃	I <sub>D</sub>	-55	Α	
Pulsed Drain Current <sup>C</sup>		I <sub>DM</sub>	-200		
Continuous Drain	T <sub>A</sub> =25℃		-15	Δ.	
Current	T <sub>A</sub> =70℃	IDSM	-12	A	
		I <sub>AS</sub> , I <sub>AR</sub>	-50	A	
		E <sub>AS</sub> , E <sub>AR</sub>	125	mJ	
	T <sub>C</sub> =25℃	P <sub>D</sub>	90	W	
Power Dissipation <sup>B</sup>	T <sub>C</sub> =100℃	L D	45	VV	
	T <sub>A</sub> =25℃	Р	2.5	w	
Power Dissipation A	T <sub>A</sub> =70℃	P <sub>DSM</sub>	1.6	VV	
Junction and Storage Temperature Range		T <sub>J</sub> , T <sub>STG</sub>	-55 to 175	C	

Thermal Characteristics						
Parameter	Symbol	Тур	Max	Units		
Maximum Junction-to-Ambient A	t ≤ 10s	Os D	16	20		
Maximum Junction-to-Ambient AD	Steady-State	$R_{\theta JA}$	41	50	.C\M	
Maximum Junction-to-Case	Steady-State	$R_{\theta JC}$	0.9	1.6	℃/W	



#### Electrical Characteristics (T<sub>J</sub>=25℃ unless otherwise noted)

Symbol	Parameter	Conditions	Min	Тур	Max	Units		
STATIC PARAMETERS								
BV <sub>DSS</sub>	Drain-Source Breakdown Voltage	$I_D = -250 \mu A, V_{GS} = 0 V$	-30			V		
	Zero Gate Voltage Drain Current	$V_{DS}$ =-30V, $V_{GS}$ =0V			-1	^		
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	T <sub>J</sub> =55℃			-5	μΑ		
I <sub>GSS</sub>	Gate-Body leakage current	$V_{DS}$ =0V, $V_{GS}$ = ±25V			±100	nA		
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS}=V_{GS} I_{D}=-250\mu A$	-1.5	-2.5	-3.5	V		
$I_{D(ON)}$	On state drain current	$V_{GS}$ =-10V, $V_{DS}$ =-5V	-200			Α		
		$V_{GS}$ =-20V, $I_D$ =-20A		5.1	6.2	mΩ		
		TO252 T <sub>J</sub> =125℃		7.6	9.2			
		V <sub>GS</sub> =-10V, I <sub>D</sub> =-20A		6.2	8	m()		
D	Static Drain-Source On-Resistance	TO252		6.2		mΩ		
R <sub>DS(ON)</sub>	Static Dialii-Source Off-Resistance	$V_{GS}$ =-20V, $I_D$ =-20A		5.6	6.7	m()		
		TO251A		5.0	6.7	mΩ		
		VGS=-10V, ID=-20A		6.7	8.5	mΩ		
		TO251A		0.7				
g <sub>FS</sub>	Forward Transconductance	$V_{DS}$ =-5V, $I_D$ =-20A		42		S		
$V_{SD}$	Diode Forward Voltage	$I_S$ =-1A, $V_{GS}$ =0V		-0.7	-1	V		
Is	Maximum Body-Diode Continuous Curre	ent <sup>G</sup>			-70	Α		
DYNAMIC	PARAMETERS							
C <sub>iss</sub>	Input Capacitance		2310	2890	3500	pF		
Coss	Output Capacitance	$V_{GS}$ =0V, $V_{DS}$ =-15V, f=1MHz	410	585	760	pF		
$C_{rss}$	Reverse Transfer Capacitance		280	470	660	pF		
$R_g$	Gate resistance	$V_{GS}$ =0V, $V_{DS}$ =0V, f=1MHz	1.9	3.8	5.7	Ω		
SWITCHI	NG PARAMETERS							
$Q_g$	Total Gate Charge		40	51	61	nC		
$Q_{gs}$	Gate Source Charge	$V_{GS}$ =-10V, $V_{DS}$ =-15V, $I_{D}$ =-20A	10	12	14	nC		
$Q_{gd}$	Gate Drain Charge		10	16	22	nC		
t <sub>D(on)</sub>	Turn-On DelayTime			16		ns		
t <sub>r</sub>	Turn-On Rise Time	$V_{GS}$ =-10V, $V_{DS}$ =-15V, $R_L$ =0.75 $\Omega$ ,		12		ns		
t <sub>D(off)</sub>	Turn-Off DelayTime	$R_{GEN}=3\Omega$		45		ns		
t <sub>f</sub>	Turn-Off Fall Time	]		22		ns		
t <sub>rr</sub>	Body Diode Reverse Recovery Time	I <sub>F</sub> =-20A, dI/dt=100A/μs	14	18	22	ns		
Q <sub>rr</sub>	Body Diode Reverse Recovery Charge	I <sub>F</sub> =-20A, dI/dt=100A/μs	9	11	13	nC		
A The value of P is measured with the device mounted on 1/12 EP-4 heard with 207. Copper in a still air environment with T =25° C. The						T		

A. The value of  $R_{\theta JA}$  is measured with the device mounted on  $1in^2$  FR-4 board with 2oz. Copper, in a still air environment with  $T_A$  =25° C. The Power dissipation  $P_{DSM}$  is based on  $R_{\theta JA}$  and the maximum allowed junction temperature of 150° C. The value in any given application depends on the user's specific board design, and the maximum temperature of 175° C may be used if the PCB allows it.

THIS PRODUCT HAS BEEN DESIGNED AND QUALIFIED FOR THE CONSUMER MARKET. APPLICATIONS OR USES AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS ARE NOT AUTHORIZED. AOS DOES NOT ASSUME ANY LIABILITY ARISING OUT OF SUCH APPLICATIONS OR USES OF ITS PRODUCTS. AOS RESERVES THE RIGHT TO IMPROVE PRODUCT DESIGN, FUNCTIONS AND RELIABILITY WITHOUT NOTICE.

Rev 8: May 2011 www.aosmd.com Page 2 of 6

B. The power dissipation  $P_D$  is based on  $T_{J(MAX)}$ =175° C, using junction-to-case thermal resistance, and is more useful in setting the upper dissipation limit for cases where additional heatsinking is used.

C. Repetitive rating, pulse width limited by junction temperature  $T_{J(MAX)}$ =175° C. Ratings are based on low frequency and duty cycles to keep initial  $T_J$ =25° C.

D. The  $R_{\theta JA}$  is the sum of the thermal impedence from junction to case  $R_{\theta JC}$  and case to ambient.

E. The static characteristics in Figures 1 to 6 are obtained using <300µs pulses, duty cycle 0.5% max.


F. These curves are based on the junction-to-case thermal impedence which is measured with the device mounted to a large heatsink, assuming a maximum junction temperature of  $T_{J(MAX)}$ =175° C. The SOA curve provides a single pulse rating.

G. The maximum current rating is package limited.

H. These tests are performed with the device mounted on 1 in  $^2$  FR-4 board with 2oz. Copper, in a still air environment with  $T_A$ =25 $^\circ$  C.




#### TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS






#### TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS






#### TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




Rev 8: May 2011 www.aosmd.com Page 5 of 6





# Gate Charge Test Circuit & Waveform







# Resistive Switching Test Circuit & Waveforms





# Unclamped Inductive Switching (UIS) Test Circuit & Waveforms





# Diode Recovery Test Circuit & Waveforms

