
One unified core for multiple users





PH-ESE-BE Students/Fellows Seminar (05/02/2014)

Manoel Barros Marin

One unified core for multiple users

Outline:

- The context: "multiple needs"
- Our approach: "one unified core"
- The latency optimization nightmare
- Status & Outlook





One unified core for multiple users

Outline:

- The context: "multiple needs"
- Our approach: "one unified core"
- The latency optimization nightmare
- · Status & Outlook





The context: "multiple needs" (10f5)



Multiple Categories of Users

- Multiple profiles
 - Beginners
 - Experts



- CMS
- ATLAS
- ALICE
- LHCb



- LHC (Beams Instrumentation)
- CLIC















The context: "multiple needs" (2 of 5)



Multiple Platforms

Xilinx: Virtex 5, Virtex 6, Kintex 7, Virtex 7...


• Altera: Stratix V, Cyclone V,

Microsemi?: SmartFusion2, Igloo2 (Rad-Hard FPGAs)










The context: "multiple needs" (3 of 5)



Multiple Configurations

Encoding




The context: "multiple needs" (4 of 5)



Multiple Configurations

Standard (STD) OR Latency Optimized (LATOPT)




The context: "multiple needs" (5 of 5)



Multiple Configurations

Number of links



One unified core for multiple users

Outline:

- The context: "multiple needs"
- Our approach: "one unified core"
- The latency optimization nightmare
- · Status & Outlook





Our approach: "one unified core" [10] 7




Easy to use & Easy to support

This is a big CHALLENGE

Our approach: "one unified core" 12 of 71



GBT Bank




Our approach: "one unified core" 12 of 71



GBT Bank

- Main module of the GBT-FPGA
- One unified core for multiple users, platforms & configurations



GBT Bank instantiation (VHDL)

```
gbtBank 1: entity work.gbt bank
   generic map (
      GBT BANK ID
                                               => 1)
   port map (
      CLKS I
                                                => to gbtBank 1 clks,
      CLKS O
                                                => from gbtBank 1 clks,
      GBT TX I
                                                => to gbtBank 1 gbtTx,
      MGT I
                                                => to gbtBank 1 mgt,
      MGT O
                                                => from gbtBank 1 mgt,
      GBT RX I
                                               => to gbtBank 1 gbtRx,
      GBT RX O
                                               => from gbtBank 1 gbtRx
to gbtBank 1 mgt(1).rx p
                                               <= MGT RX P;
                                               <= MGT RX N;
to gbtBank 1 mgt(1).rx n
MGT TX P
                                               <= from_gbtBank_1_mgt(1).tx_p;</pre>
MGT_TX_N
                                                <= from_gbtBank_1_mgt(1).tx_n;</pre>
to gbtBank 1 gbtTx(1).data
                                               <= commonData from pattGen;</pre>
to gbtBank 1 gbtTx(1).widebusExtraData
                                               <= widebusExtraData from pattGen;</pre>
to gbtBank 1 gbtTx(1).enc8b10bExtraData
                                               <= TX ENCODING SEL I;
to gbtBank 1 gbtTx(1).encodingSel
to gbtBank 1 gbtRx(1).encodingSel
                                               <= RX ENCODING SEL I;
to gbtBank 1 gbtTx(1).isDataSel
                                               <= TX ISDATA SEL I;
RX ISDATA FLAG O
                                                <= from gbtBank 1 gbtRx(1).isDataFlag;</pre>
```


Our approach: "one unified core" (3 of 7)



HDL Code

- Consistent
 - Only one HDL language (VHDL)
 - Use of templates
- Common code as much as possible (Core Sources)
 - Minimizes the number of files
 - Small number of vendor specific files:
 - One dedicated package per vendor
 - Dedicated IP Cores from vendor (RAM, MGT)
 - Facilitates User Support & Maintenance
- Structure & Hierarchy as flat as possible
 - Avoids too long directory structure issues
 - Facilitates navigation through folders

Common (Core) & Vendor specific sources



Our approach: "one unified core" (3 of 6)



HDL Code

- Auto-explained
 - Multiple in-code comments


```
-- Comment: * On Kintex 7 & Virtex 7 it is possible to implement up to FOUR links per GBT Bank
-- * If more links than allowed per GBT Bank are needed, then it is
-- necessary to instantiate more GBT Banks

constant NUM_GBT_BANKS : integer := 1;
```

In-code elements (signals, modules, etc.) names

```
signal txHeader_from_scrambler : std_logic_vector( 3 downto 0);
```

File names



Our approach: "one unified core" 13 of 71



HDL Code

- Multi-configurable
 - All features set at implementation time:
 - Encodings
 - Number of GBT Links
 - Etc.
 - Only one file to modify by the user (GBT Bank User Configuration File)
 - Achieved through:
 - Well though design
 - Advanced VHDL coding style:
 - *Packages*
 - Custom types
 - Generics
 - Records
 - *Generates*
 - Functions

- ...

Example of VHDL coding style

Extract from GBT User Configuration File

```
constant TX GTX BUFFBYPASS MANUAL MULTILINK : boolean |= txGtxBuffBypassManual(GBT BANKS USER SETUP(GBT BANK ID).NUM LINKS);
constant RX GTX BUFFBYPASS MANUAL MULTILINK : boolean := rxGtxBuffBypassManual(GBT BANKS USER SETUP(GBT BANK ID).RX GTX BUFFBYPASS MANUAL

GBT BANKS USER SETUP(GBT BANK ID).NUM LINKS);
```


Our approach: "one unified core" [4 of 7]



Download, Installation & Update

- SVN repository
 - Single point of access
 - Facilitates Download, Update & User Support


TortoiseSVN



TCL scripts

- Facilitates addition of GBT Bank into HDL projects:
 - ISE project (Xilinx)
 - Quartus II project (Altera)

Example of TCL script invocation




Our approach: "one unified core" [5 of 71




Documentation & User Support

- Documentation
 - Version for main FPGA devices & Evaluation kits



User Support:

- GBT-FPGA email list (83 users so far...)
- Contact with the GBT-FPGA team




Our approach: "one unified core" (6 of 7)



Example Designs

Version for main evaluation kits




Our approach: "one unified core" 16 of 71




Example Designs

- Version for main evaluation kits
- Simplified user control

Xilinx: ChipScope (VIO & ILA)



Altera: SignalTap II & In-System Sources And Probes



Our approach: "one unified core" [70f7]



Demo



One unified core for multiple users

Outline:

- The context: "multiple needs"
- · Our approach: "one unified core"
- The latency optimization nightmare
- · Status & Outlook








Latency requirements

- Standard (STD)
 - Data Readout (DAQ)
- Low and Deterministic latency (LATOPT)
 - Front-End Control (FEC)
 - Time, Trigger & Control (TTC)



Low latency

- How do we achieve LOW latency?
 - Avoiding unnecessary components in critical paths (e.g. unused internal blocks of MGT)






Low latency

- How do we achieve LOW latency?
 - Avoiding unnecessary components in critical paths (e.g. unused internal blocks of MGT)
 - Using as less registers as possible
 - Need of constraints for achieving timing closure:
 - Timing constraints for critical paths

Example of timing constraint

- Floorplaning constrains to concentrate the logic

Without logic floorplanning



With logic floorplanning






Deterministic Latency

- How do we achieve DETERMINISTIC latency?
 - Properly managing potential uncertainty points:

Non Latency Deterministic Component (NLDC) Deterministic Phase Between Clocks (DPBC)

Clock Domain Unification (CDU) Clock & Data Recovery (CDR) Clock Frequency Division (CFD)

Where do we have those potential uncertainty points in a typical GBT Bank-based system?



One unified core for multiple users

Outline:

- The context: "multiple needs"
- · Our approach: "one unified core"
- The latency optimization nightmare
- Status & Outlook






Status & Outlook



Status

- Figures
 - Latency of the LATOPT GBT Link (Virtex 6):
 - **GBT Link TX**: 29.2ns (GBT TX) + 18.7ns (GTX TX) = **47.9ns**
 - **GBT Link RX**: 54.2ns (GBT RX) + 28.2ns (GTX RX) = **82.4ns**

GBT Link latency measurement setup



Status & Outlook



Status

- Figures
 - Resources utilization of one GBT Bank instantiating one GBT Link:

Xilinx (Kintex7: XC7K325T)			
Resources	STD (%)	LATOPT (%)	
LUT	2658 (1.30)	2776 (1.36)	
FD_LD	817 (0.20)	969 (0.24)	
ВМЕМ	10 (1.12)	0 (0.00)	
GTX	1 (6.25)	1 (6.25)	

Altera (Cyclone V: 5CGTFD9E5F35C7N)			
Resources	STD (%)	LATOPT (%)	
ALM	1674 (1.47)	1827 (1.61)	
Register	1100 (0.24)	1475 (0.32)	
Mem (M10K)	10 (0.81)	2 (0.16)	
GT	1 (8.33)	1 (8.33)	

Issues usually come from Clocking Resources!!!

Status & Outlook



Status

- GBT-FPGA development kit
 - Includes:
 - Sources
 - Example Designs
 - Documentation
 - TCL scripts
 - First release: March 2014
 - Available for:

Altera		
FPGA	FPGA-based Board	
Cyclone V	Cyclone V GT Devkit	
Stratix V	AMC40	

Xilinx		
FPGA	FPGA-based Board	
Virtex 6	GLIB, MLGO5	
Kintex 7	KC705	
Virtex 7	VC705	

- To do:
 - Documentation & TCL scripts
 - Finalize 8b10b encoding
 - Implement new versions (Artix 7, etc.)
 - Perform different studies (Wide-bus latency, Clock phase drift with temperature, etc.)


THANK YOU Manoel.barros.marin@cern.ch

The context: "multiple needs" (3 of 5)



Multiple Configurations

Encoding






Deterministic Latency


- Non Latency Deterministic Component (NLDC)
 - Registers instead of RAMs (or FIFOs) ensures latency determinism

Example of NLDC (TX GearBox)



But registers requires correct phase relationship between clocks


Example of sampling in latency deterministic TX GearBox (with registers)





Deterministic Latency

- Deterministic Phase Between Clocks (DPBC)
 - All TX clocks must have deterministic phase relationship:
 - TX_FRAMECLK may be directly derived from TTC Clk
 - Use of zero-delay clock synthesizers for derived clock generation (e.g. MGT_REFCLK from TTC Clk)
 - MGT_TXOUTCLK directly derived from MGT_REFCLK
 - Need to find correct sampling point in GBT TX Gearbox (*)






Deterministic Latency

- Deterministic Phase Between Clocks (DPBC)
 - MGT_TXOUTCLK from MGT_REFCLK in Xilinx MGT (GTX)


7 series GTX TX Clock Scheme






Deterministic Latency

- Deterministic Phase Between Clocks (DPBC)
 - TX_WORDCLK from MGT_REFCLK in Altera MGT (GT)



V series GT TX & TX Clock Scheme



(*) We are in contact with Altera to clarify this issue




Latency optimization

- Clock Domain Unification (CDU)
 - Possible with Xilinx MGT (GTX)

Lane Rate (Gbps) = Bus Width (bit) x Frequency (GHz)

GBT Lane Rate = 4.8 Gbps

Example of Xilinx 7 series GTX TX CDU






Latency optimization

- Clock Domain Unification (CDU)
 - Passible with Xilinx MGT (GTX)
 - NOT possible with Altera MGT (GT) at GBT lane rate

Lane Rate (Gbps) = Bus Width (bit) x Frequency (GHz)

GBT Lane Rate = 4.8 Gbps

Example of Altera V series GT TX CDU







Latency optimization

• Clock & Data Recovery (CDR)

RX WORD shifted 6 bit








Latency optimization

• Clock & Data Recovery (CDR)





Main page




Latency optimization

• Clock Frequency Division (CFD)

EXAMPLE

- Frame Header = 0101
- Frame Width = 120bit
- Word Width = 40bit
- RX_WORDCLK = 120MHz = MGT_RECCLK
- RX FRAMECLK = 40MHz
- Max. Clk Slips = (120MHz/40MHz)-1 = 2
- Clk Slips = 1





Latency optimization

• Clock Frequency Division (CFD)

EXAMPLE

- Frame Header = 0101
- Frame Width = 120bit
- Word Width = 40bit
- RX_WORDCLK = 120MHz = MGT_RECCLK
- RX_FRAMECLK = 40MHz
- Max. Clk Slips = (120MHz/40MHz)-1 = 2
- Clk Slips = 1

