OptoHybrid Modules & Functionalities

Thomas Lenzi (thomas.lenzi@cern.ch)

This document describes how to interact with the OptoHybrid (OH) modules and how to parameterize and use the various functionalities integrated in the firmware.

Contents

Contents	1
VFAT2 I2C	3
Addressing	3
Errors	3
Errors to avoid	3
VFAT2 I2C Extended	4
Addressing	4
Errors	4
Errors to avoid	4
Threshold, Latency, and S-Curve Scans	5
Addressing	5
Description	6
Errors	6
Errors to avoid	6
Note	6
Ultra Scan Module	7
Addressing	7
Description	8
Errors	8
Errors to avoid	8
Note	8
T1 Controller	9
Addressing	9
Frrors	q

Operation modes	9
Mode 0	9
Mode 1	10
Mode 2	10
Notes	10
Errors to avoid	10
DAC Scans (in development)	11
Addressing	11
Description	11
Errors	12
Errors to avoid	12
ADC	13
Addressing	13
Errors	13
Errors to avoid	13
Counters	14
Addressing	14
System Registers	16
Addressing	16
Status Registers	17
Addressing	17

VFAT2 I2C

This module handles I2C transactions with a single VFAT2 hybrid.

Addressing

Module ID 0

Address 0x4000XXYY

Y register	Mode	Function
VFAT2 regis	ters	
0 - 150	Read / write	Read or write the register on VFAT2 n°X (5 bit chip identifier)
		5 MSBits are constant 0s
		1 next bit is set when an error occurred
		1 next bit is set when the transaction is valid
		1 next bit is the read/not write bit of the transaction
		8 next bits hold the id of the addressed VFAT2
		8 next bits hold the id of the addressed register
		8 LSBits hold the response from the VFAT2

Errors

The module returns an error if the parameters are not in spec or if the VFAT2 is not accessible.

- The VFAT2 number must be in the range 0 to 23.
- The register ID must be in the range 0 to 150.

VFAT2 I2C Extended

This module broadcasts I2C requests to all the VFAT2s that are not masked by the mask register.

Addressing

Module ID 1

Address 0x41000YYY

Y register	Mode	Function	
VFAT2 regis	ters		
0 - 150	Read / write	Read or write the register on all VFAT2s not masked by the $mask$ register	
Parameters			
256	Read / write	mask-24 bits Asserting a bit in this register will remove the corresponding VFAT2 from the broadcast list	
Results			
257	Read only	FIFO holding the results of a request. This register will return the response of each individual request made to the VFAT2s: 8 MSBits are constant 0s 8 next bits hold the status of the transaction 8 next bits are the VFAT2 id (0 to 23) 8 LSBits hold response from the VFAT2 If no data is present, an error is returned. If the module is still running, the FIFO will return 0xFFFFFFFF when read. The data will be available once the module is done.	
Reset			
258	Write only	Local reset of the module	
Misc			
259	Read only	running - 1 bit Asserted when the module is still running	

Errors

The module returns an error if the parameters are not in spec. The errors related to individual VFAT2s are stored in the FIFO.

- The register ID must be in the range 0 to 150 or 256 to 258.
- If the FIFO is read too soon after the start of the request, the operations will not yet be finished. The FIFO will return 0xFFFFFFFF informing the user it is waiting.

Threshold, Latency, and S-Curve Scans

This module performs a threshold, threshold by channel, latency, or s-curve scan on (channel channel of) VFAT2 vfat2 by varying its threshold/latency/calibration pulse from a minimum value min to a maximum value max by steps of step and by counting the number of events where the SBits/strips are fired in a set of N events.

Addressing

Module ID 2

Address 0x4200000Y

0b 0100 0010 0000 0000 0000 0000 0000 YYYY

Y register	Mode	Function
Control		
0	Write only	Start the scan. This will also empty the FIFO holding the data of the
		previous scan.
Parameters		
1	Read / write	mode - 3 bits - [0, 4]
		0 = threshold scan using trigger data
		1 = threshold scan by channel
		2 = latency scan
		3 = s-curve
2	Read / write	4 = threshold scan full chip using tracking data VFAT2 - 5 bits - [0, 23]
	•	channel - 8 bits - [0x0, 0xFF]
3	Read / write	Only used for a threshold scan by channel
4	Read / write	min - 8 bits - [0x0, max]
-	•	max - 8 bits - [min, 0xFF]
5	Read / write	Default: 0 = 0xFF
6	Read / write	step - 8 bits - [0x0, 0xFF]
١	Read / Wille	Default: $0 = 0x1$
7	Read / write	N = -24 bits -]0x0, 0xffffff]
	,	Default: 0 = 0xFFFFFF
Results		
8	Read only	FIFO holding the results of the scan. This register will return the data
		points collected by the scan using the following data format:
		8 MSBits hold the threshold/latency value of the point
		24 LSBits hold the number of events that have fired
		If no data is present, an error is returned.
Monitoring		
9	Read only	Status - 3 bits - [0, 4]
		0-3: 0 = nothing running
		1 = threshold scan running
		2 = threshold scan by channel running
		3 = latency scan running
		4 = s-curve scan running
		5 = threshold scan using tracking data 4: Error bit (scan did not start due to error)
		5: Ready bit (data is ready for readout)
Reset		J. Meddy Die (data is leady for leadout)
NESEL		

Description

The module will store the value of the register before the scan and reapply the later after the end of the operation.

Errors

When starting the scan, the returned status of the write operation informs the user about the validity of the parameters. Invalid parameters will return an error and prevent the scan from starting. Other errors related to the VFAT2s are stored in the FIFO.

Two types of errors are stored in the FIFO when running the scan: global errors and local errors.

A global error occurs if the VFAT2 is not present or running at the start of the scan. In that case, a single 32 bits word is stored in the FIFO. No other read operations of the FIFO should occur afterwards:

- 0xF0000000 means that the VFAT2 is not running;
- 0xFF000000 means that the current value of the register could not be saved.

A local error occurs if one of the I2C operations used to change the value did not succeed. In that case, the value of the 24 LSBits of that particular point is 0xFFFFFF. Other data points will still be saved and be present in the FIFO.

Errors to avoid

- The VFAT2 number must be in the range 0 to 23.
- The maximum value of the register to scan must be higher than the minimum value.
- The register ID must be in the range 0 to 10.

Note

When performing a threshold scan by channel or an s-curve scan, the user should provide a source of triggers in order to generate tracking data.

Ultra Scan Module

This module performs a threshold, threshold by channel, latency, or s-curve scan on (channel channel of) all VFAT2s NOT masked by mask by varying its threshold/latency/calibration pulse from a minimum value min to a maximum value max by steps of step and by counting the number of events where the SBits/strips are fired in a set of N events.

Addressing

Module ID 2

Address 0x4D00000Y

0b 0100 1101 0000 0000 0000 0000 0000 YYYY

Y register	Mode	Function	
Control			
0	Write only	Start the scan. This will also empty the FIFO holding the data of the previous scan.	
Parameters			
1	Read / write	<pre>mode - 3 bits - [0, 4] 0 = threshold scan using trigger data 1 = threshold scan by channel 2 = latency scan 3 = s-curve 4 = threshold scan full chip using tracking data</pre>	
2	Read / write	MASK - 23 bits - [0, 23] Disable individual VFAT2s to not participate in the scan	
3	Read / write	channel - 8 bits - $[0x0, 0xFF]$ Only used for a threshold scan by channel	
4	Read / write	min - 8 bits - [0x0, max]	
5	Read / write	<pre>max - 8 bits - [min, 0xFF] Default: 0 = 0xFF</pre>	
6	Read / write	<pre>step - 8 bits - [0x0, 0xFF] Default: 0 = 0x1</pre>	
7	Read / write	<pre>N - 24 bits -]0x0, 0xfffffff] Default: 0 = 0xffffff</pre>	
Results			
8 - 31	Read only	FIFOs holding the results of the scan for each VFAT2. This register will return the data points collected by the scan using the following data format: 8 MSBits hold the threshold/latency value of the point 24 LSBits hold the number of events that have fired If no data is present, an error is returned.	
Monitoring			
32	Read only	Status - 3 bits - [0, 4] 0-3: 0 = nothing running 1 = threshold scan running 2 = threshold scan by channel running 3 = latency scan running 4 = s-curve scan running 5 = threshold scan using tracking data 4: Error bit (scan did not start due to error)	

		5: Ready bit (data is ready for readout) 8-31: Mask (mask with the data that is valid)
Reset		
33	Write only	Local reset of the module

Description

The module will store the value of the register before the scan and reapply the later after the end of the operation.

Errors

When starting the scan, the returned status of the write operation informs the user about the validity of the parameters. Invalid parameters will return an error and prevent the scan from starting. Other errors related to the VFAT2s are stored in the FIFO.

Two types of errors are stored in the FIFO when running the scan: global errors and local errors.

A global error occurs if the VFAT2 is not present or running at the start of the scan. In that case, a single 32 bits word is stored in the FIFO. No other read operations of the FIFO should occur afterwards:

- 0xF0000000 means that the VFAT2 is not running;
- 0xFF000000 means that the current value of the register could not be saved.

A local error occurs if one of the I2C operations used to change the value did not succeed. In that case, the value of the 24 LSBits of that particular point is 0xFFFFFF. Other data points will still be saved and be present in the FIFO.

Errors to avoid

- The VFAT2 number must be in the range 0 to 23.
- The maximum value of the register to scan must be higher than the minimum value.
- The register ID must be in the range 0 to 10.

Note

When performing a threshold scan by channel or an s-curve scan, the user should provide a source of triggers in order to generate tracking data.

T1 Controller

This module sends T1 commands to the VFAT2s according to different operation modes defined by mode.

Addressing

Module ID 3

Address 0x4300000Y

0b 0100 0011 0000 0000 0000 0000 0000 YYYY

Y register	Mode	Function
Control		
0	Write only	Toggle the module on and off.
1	Read / write	mode - 2 bits - [0, 2]
Mode 0 & 1	parameters	
2	Read / write	type - 2 bits - [0, 3]
		0 = LV1A
		1 = Calpulse
		2 = Resync
		3 = BC0
3	Read / write	N - 32 bits - [0, 0xFFFFFFFF]
		Default: 0 = infinite
4	Read / write	interval - 32 bits - [3, 0xFFFFFFFF]
5	Read / write	<i>delay</i> - 32 bits - [3, interval - 3]
Mode 2 para	ameters	
7 & 6	Read / write	lvla_sequence - 64 bits
9 & 8	Read / write	calpulse_sequence - 64 bits
11 & 10	Read / write	resync_sequence - 64 bits
13 & 12	Read / write	bc0_sequence - 64 bits
Monitoring		
14	Read only	Status - 2 bits - [0, 3]
		<pre>0 = nothing running</pre>
		1 = MODE 0 running
		2 = MODE 1 running
		3 = MODE 2 running
Reset		
15	Write only	Local reset of the module

Errors

When starting the module, the returned status of the write operation informs the user about the validity of the parameters. Invalid parameters will return an error and prevent the module from starting.

Operation modes

Mode 0

Send N T1 commands of type type with an interval of interval BXs. Note that interval cannot be smaller than 3 BXs which is the time needed to encode a T1 command on the wire. Example with an interval of 4 BXs:

CLK	_ - _ - _ -	- _ - _ - _	_ - _ - _ - _	- _ - _ - _
Т1	_1-1	1 - 1	-	-

Mode 1

Send *N* packets composed of a Calpulse followed by an LV1A separated by *delay* BXs. The packets are spaced by *interval* BXs. Note that *interval* cannot be smaller than 3 BXs which is the time needed to encode a T1 command on the wire and that *delay* must be in the range [3, *interval* – 3] BXs. Example with a *delay* of 4 BXs and an *interval* of 10 BXs:

CLK	_ - _ - _ - _	- _ - _ - _ -	_ - _ - _ - _ - _
LV1A		-	
CAL	_1-1		_ -

Mode 2

Send T1 commands according to a pattern defined by the sequence registers: $lv1a_sequence$, $calpulse_sequence$, $resync_sequence$, and $bc0_sequence$. Every 4 BXs, the module reads a bit in each of the registers and sets/resets the T1 line according to the asserted bits. This operation mode allows the user to create custom patterns of T1 commands. The module will loop over the registers N times. Example of a generated pattern using the $lv1a_sequence$ and calpulse sequence registers.



Notes

The module will stop automatically once all the signals are sent.

- The interval must have a value higher than 3 (not checked when sending only 1 command).
- The delay must have a value higher than interval + 3.
- The register ID must be in the range 0 to 15.

DAC Scans (to do)

This module performs a scan of a DAC register dac on a single VFAT2 vfat2 by varying its value from a minimum value min to a maximum value max by steps of step and by averaging the value on 2^N readouts.

Addressing

Module ID 4

Address 0x4400000Y

0b 0100 0100 0000 0000 0000 0000 0000 YYYY

Y register	Mode	Function
Control		
0	Write only	Start the scan. This will also empty the FIFO holding the data of the previous scan. The written value is ignored.
Parameters		
1	Read / write	<pre>dac</pre>
2	Read / write	VFAT2 - 5 bits - [0, 23]
3	Read / write	min - 8 bits - [0x0, max]
4	Read / write	<pre>max - 8 bits - [min, 0xFF] Note: 0 = 0xFF</pre>
5	Read / write	step - 8 bits - [0x0, 0xFF] Note: 0 = 0x1
6	Read / write	N - 4 bits - [0, 15] Events = 2^N
Results		
7	Read only	FIFO holding the results of the scan. This register will return the data points collected by the scan using the following data format: 8 MSBits hold the DAC value of the point 24 LSBits hold the mean of the ADC values If no data is present, an error is returned.
Monitoring		· ·
8	Read only	Status - 1 bits - {0, 1} 0 = nothing running 1 = DAC scan running
Reset		
9	Write only	Local reset of the module

Description

The module will store the value of the register before the scan and reapply the later after the end of the operation. It will also set the "Control Register 1" of all the VFAT2s to 0 in order to avoid conflicting scans.

Errors

When starting the scan, the returned status of the write operation informs the user about the validity of the parameters. Invalid parameters will return an error and prevent the scan from starting. Other errors related to the VFAT2s are stored in the FIFO.

Two types of errors are stored in the FIFO when running the scan: global errors and local errors.

A global error occurs if the VFAT2 is not present or running at the start of the scan. In that case, a single 32 bits word of value 0xFF000000 is stored in the FIFO. No other read operations of the FIFO should occur afterwards.

A local error occurs if one of the I2C operations used to change the value did not succeed. In that case, the value of the 24 LSBits of that particular point is 0xFFFFFF. Other data points will still be saved and be present in the FIFO.

- The DAC number must be in the range 0 to 9.
- The VFAT2 number must be in the range 0 to 23.
- The maximum value of the register to scan must be higher than the minimum value.
- The register ID must be in the range 0 to 9.

ADC

This module is directly connected to the xADC of the Virtex-6 FPGA. Refer to the following user guide for a full list of register: http://www.xilinx.com/support/documentation/user_guides/ug370.pdf

Addressing

Module ID 8

Address 0x4800000Y

0b 0100 1000 0000 0000 0000 0000 0000 YYYY

Y register	Mode	Function
ADC register	rs	
0 - 79	Read only	Returns the conversion value of a given channel
		0 = Temperature
		1 = VCCINT
		2 = VCCAUX
		3 = VP/VN
		16-31 = VAUX[0:15]
		32 = Temperature max
		33 = VCCINT max
		34 = VCCAUX max
		36 = Temperature min
		37 = VCCINT min
		38 = VCCAUX max
		64-66 = Control registers[0:2]
		67-71 = Test registers[0:4]
		72-79 = Sequencer registers[0:7]

Errors

The module returns an error if the parameters are not in spec.

Errors to avoid

• The register ID must be in the range 0 to 79.

Counters

This module holds all the counters of the OptoHybrid. Writing to a given register will reset its value.

Addressing

Module ID 10

Address 0x4A0000YY

0b 0100 1010 0000 0000 0000 0000 0000 YYYY

Y register	Mode	Function
Wishbone		
0 - 3	Read	Wishbone masters strobes
		Order: GTX, Extended I2C, Scan, DAC
4 - 7	Read	Wishbone masters acknowledgments
8 - 21	Read	Wishbone slaves strobe
		Order: I2C 0, I2C 1, I2C 2, I2C 3, I2C 4, I2C 5, Extended I2C, Scan, T1,
		DAC, ADC, Clocking, Counters, System
22 - 35	Read	Wishbone slaves acknowledgments
VFAT2		
36 - 59	Read	VFAT2 tracking data valid CRC
		For each VFAT2 counts the number of data packets that come with a
		valid CRC
60 - 83	Read	VFAT2 tracking data incorrect CRC
		For each VFAT2 counts the number of data packets that come with an
T4	1	incorrect CRC
T1 comman		m1 C 2MO12 CMV
84 - 87	Read	T1 from AMC13 over GTX
00 01	Dood	Order: LV1A, Calpulse, Resync, BCO T1 from firmware
88 - 91	Read	
92 - 95	Read	T1 from external source
96 - 99	Read	T1 from loopback
100 - 103	Read	T1 sent to the VFAT2
GTX		COTA 1 1 1 1
104	Read	GTX tracking link error
105	Read	GTX trigger link error
106	Read	Data packets sent over GTX
PLLs		
107	Read	QPLL lock counter
108	Read	QPLL PLL lock counter
GBT		
109	Read	Wishbone master GBT strobes
110	Read	Wishbone master GBT acknowledgments
111 - 114	Read	T1 from AMC13 over GTX
		Order: LV1A, Calpulse, Resync, BC0
115	Read	GBT link errors
116	Read	Data packets sent over GBT
Rates		
117	Read	Timer
118 - 141	Read	VFAT2 trigger data hits counter

142-165	Read	VFAT2 tracking data hits counter
Soft Error Mitigation (SEUs)		
166	Read	Number of SEUs detected by SEM core
Latency estimate		
167 - 191	Read	Number of BX between the SBits and the L1A

System Registers

List of system registers

Addressing

Module ID 11

Address 0x4B0000YY

0b 0100 1011 0000 0000 0000 0000 0000 YYYY

Y register	Mode	Function
VFAT2		
0	Read / write	VFAT2 tracking data mask - 24 bits
		Allows to mask individual VFAT2s for tracking data readout over the
		optical link
1	Read / write	VFAT2 T1 source select - 3 bits
		0 : T1 from AMC13 over GTX
		1 : T1 from OptoHybrid
		2 : T1 from external source
		3 : Internal loopback on SBits
		4 : Logical OR of all sources
	. ,	5 : T1 from AMC13 over GBT
2	Read / write	T1 loopback SBit select - 5 bits
3	Write only	VFAT2 reset - 1 bit
		This register automatically returns to a 0 state
4	Read / write	<i>VFAT2 SBits data mask</i> - 24 bits
		Allows to mask individual VFAT2s for SBits data readout
Misc		
5	Read / write	TDC SBits selects - 30 bits
6	Read / write	Trigger throttling - 32 bits
7	Read / write	Zero suppression - 1 bit
8	Read / write	TDC SBits mode - 2 bits
		0 : single VFAT2
		1 : Eta row (OR of 3 VFAT2s)
		2 : Sector (OR of 4 VFAT2s)
		3 : no output
9	Read / write	Clock source - 1 bit
		Not used
10	Read / write	VFAT2 remove data with bad CRC - 1 bit
		0 : keep all the data
		1 : ignore data with a bad CRC

Status Registers

List of status registers

Addressing

Module ID 12

Address 0x4C0000YY

0b 0100 1011 0000 0000 0000 0000 0000 YYYY

Y register	Mode	Function
Global		
0	Read only	OH firmware version
Clocking		
1	Read only	QPLL locked - 1 bit
2	Read only	QPLL PLL locked - 1 bit
Misc		
3	Read only	Firmware version - 32 bits Major 8 bits = 2 Minor 8 bits Version 8 bits Patch 8 bits = A for GEB v2a compatible = B for GEB v2b compatible
Soft Error N	litigation (SEUs)	
4	Read only	Critical error induced by SEU detected - 1 bit