

8	7	6	5	4	3	2	1
E							E
D							D
C							C
B							B
A							A

PAGE 02: SRAMS

PAGE 03: FPGA PART1

PAGE 04: FPGA PART2

PAGE 05: FMC#1

PAGE 06: FMC#2

PAGE 07: CONFIGURATION

PAGE 08: CLOCK DISTRIBUTION 1 OF 2

PAGE 09: CLOCK DISTRIBUTION 2 OF 2

PAGE 10: FPGA TRANSCEIVERS


PAGE 11: BOARD MANAGEMENT


PAGE 12: GBE PHY



PAGE 13: FPGA DECOUPLING CAPACITORS

PAGE 14: MLVDS FOR MTCA.4 + LEVEL TRANSLATORS

PAGE 15: POWERING








FMC#1

Project file:glib.cpm		SYSTEM: SPB15.x	
EDA-02180-V3-0		PROJECT:GLIB	
	European Organization for Nuclear Research 1211 GENEVA 23 SWITZERLAND	MODULE:glib	Sheet: 5/15 / Project: 5/15
		LAST_MODIFIED=Thu Jul 05 08:09:27 2012	
		Design by: P.VICHOUDIS	PCB by: PV DATE: nn/nn/nnnn



HIGH PRIORITY ROUTING

DIFF.IMPEDANCE 100R FOR ALL DIFF PAIRS

FCLKA JUMPER FOR
TERMINATION SELECTION
ON:HCSL, OFF:MLVDS

CLOSE TO ICS874003

PLACE ICS874003
CLOSE TO DS90LV001




MINIMIZE THE STUB

DRIVE ONLY
(WHEN DR_EN->1)

USE SN65MLVD201: SOIC8, Type1, 200Mbps or
SN65MLVD206: SOIC8, Type2, 200Mbps

PLACE THE TWO SN65LVDS1 & THE 33R VERY CLOSE

LOCAL CLK JUMPER SETTINGS
2-3: LEMO AS LOCALCLK IN
3-4: LEMO AS FPGACLK OUT
1-2: XTAL AS LOCALCLK IN



WHEN S10=0 & S11=0 => 1A/1B -> 1Y/1Z
WHEN S10=0 & S11=1 => 2A/2B -> 1Y/1Z
WHEN S10=1 & S11=0 => 3A/3B -> 1Y/1Z

WHEN S20=0 & S21=0 => 1A/1B -> 2Y/2Z
WHEN S30=0 & S31=1 => 2A/2B -> 3Y/3Z

S40 pulled-down & S41 pulled-up (see page 14)
default: XTAL (2A/2B) -> CDCE_PRI_REF (4Y/4Z)

CLOCK DISTRIBUTION 1 OF 2

Project file:glib.cpm

SYSTEM: SPB15.x

EDA-02180-V3-0

PROJECT:GLIB

MODULE:glib


Sheet: 8/15 / Project: 8/15

LAST_MODIFIED=Thu Jul 05 08:09:28 2012

Design by: P.VICHOUDIS

PCB by: PV

DATE: nn/nn/nnnn



European Organization
for Nuclear Research
1211 GENEVA 23
SWITZERLAND

HIGH PRIORITY ROUTING

E

D

C

B

A



E

D

C

B

A



CLOCK DISTRIBUTION 2 OF 2

Project file:glib.cpm		SYSTEM: SPB15.x	
EDA-02180-V3-0		PROJECT:GLIB	
	European Organization for Nuclear Research 1211 GENEVA 23 SWITZERLAND		Module: 9/15 / Project: 9/15
	LAST_MODIFIED=Thu Jul 05 08:09:29 2012		Sheet: 9/15
	Design by: P.VICHOUDIS	PCB by: PV	DATE: nn/nn/nnnn

8

7

6

5

4


3

2

1



TRI-LEVEL I2C ADDRESSING




I2C ADDRESSING

```
I2CBUS1: I2C MASTER: MMC
```

```
0101010: GLIB FPGA TEMPERATURE
0011010: GLIB BOARD TEMPERATURE #1
1001110: GLIB BOARD TEMPERATURE #2
XXXXX00: FMC#1
XXXXX11: FMC#2
```

```
I2CBUS2: I2C MASTER: FPGA
1010110: GLIB EEPROM
```



MODULE MANAGEMENT

```
Project file:glib.cpm
```

EDA-02180-V3-0



European Organization
for Nuclear Research
1211 GENEVA 23
SWITZERLAND

PROJECT:GLIB

```
MODULE:glib
```


LAST_MODIFIED=Thu Jul 05 08:09:24 2012
--

Design by: P.VICHODIS

PCB by: PV

DATE: nn/nn/nnnn


SYSTEM: SPB15.x







FPGA DECOUPLING CAPS PLACEMENT RULES:
 330UF, 47UF, 33UF, 22UF, 10UF: ANYWHERE ON BOARD BUT AS CLOSE AS POSSIBLE TO FPGA
 220NF: NO MORE THAN 1" FROM PERIPHERY OF FPGA BUT AS CLOSE AS POSSIBLE
 2.2UF: NO MORE THAN 3" FROM PERIPHERY OF FPGA BUT AS CLOSE AS POSSIBLE


FPGA VCCI0 (PAGE3)










VCCAUX (PAGE10)C8





MGT_AVTT (PAGE10)




DO THE MGT_AVTT & MGT_AVCC DECOUPLING AS IN UG366 PAGE286



MGT_AVCC (PAGE10)



FPGA DECOUPLING CAPS

EDMS REF: X		VERSION: 1		PCB: X		SYSTEM: X	
REF:		<div style="text-align: center;">GIGABIT LINK INTERFACE BOARD</div> <div style="display: flex; justify-content: space-between;"> <div>GLIB</div> <div>PAGE:</div> </div> <div style="display: flex; justify-content: space-between;"> <div><u>DRAWING</u></div> <div>LAST_MODIFIED=Thu Jul 05 08:09:29 2012</div> </div> <div style="display: flex; justify-content: space-between;"> <div>DESSIN:</div> <div>ETUDE:</div> <div>DATE:</div> </div>					
<div style="display: flex; align-items: center;"> <div style="text-align: center;">  </div> <div style="margin-left: 10px;"> DIV. 1211 GENEVA 23 SWITZERLAND </div> </div>							

