TECHNICAL UNIVERSITY OF DENMARK (B.Sc.-course)

Page 1 of 4 pages

Written test on  $10^{th}$  of December 2015

Course: Computer Architecture and Engineering Course no. 02155

Exam time: 2 hours

No aids – Allowed: - pocket calculator

- one (1) A4-format sheet with notes

For clarifications on allowed aids do not hesitate to contact the teacher.

Weighting: Each of the 5 problems counts 20%. All questions in a problem are weighted equally.

Answers are evaluated based on correctness, completeness and conciseness (i.e., answers must be: correct, complete, and short).

If some specification is missing, just state your own specification and continue the problem according to your stated specification.

# Problem 1

Answer the following questions.

- 1. Performance is measured in execution time. Which factors do influence the execution time?
- 2. What is the main usage of the jump register instruction (e.g., jr \$t1)?
- 3. With virtual memory and address translation, the cache can either operate on virtual addresses or on physical addresses. What is commonly used and why?
- 4. Why does the 5-stage MIPS pipeline have dedicated instruction and data caches, and not a single shared cache for instructions and data?
- 5. What is the "dirty bit" and when is it used?

# Problem 2

Assume that the variables f, g, h, i, and j are assigned to registers \$s0, \$s1, \$s2, \$s3, and \$s4, respectively. Assume that the base address of the arrays A and B are in registers \$s6 and \$s7, respectively. Assume that the elements of the arrays A and B are 4-byte words.

Translate the following C code to MIPS assembly:

$$B[4] = A[i] + A[j]$$

Translate the following MIPS code to C:

```
slli $t0, $s4, 1
add $s0, $t0, $s3
add $s0 $s0, $s1
```


Translate the following MIPS code to C:

```
slli $t0, $s0, 2
add $t0, $s6, $t0
slli $t1, $s1, 2
add $t1, $s7, $t1
lw $t2, 0($t0)
addi $t3, $t0, 4
lw $t0, 0($t3)
add $t0, $t0, $t2
sw $t0, 0($t1)
```

## Problem 3

Consider the following processors and compilers

- P1 5-stage pipelined MIPS processor (stages: F, D, E, M, W) with data-forwarding.
- **P2** a static dual issue pipelined MIPS processor with data-forwarding similar to the one in the textbook (see figure below) in which the first slot can issue either R-type of branch instructions and the second slot only load or store instructions.



The processors are used to execute the following fragment of MIPS code

Assume the branch is ALWAYS predicted correctly (i.e., no stalls on branches).

- a) Show the timing diagram<sup>1</sup> for **P1** and **P2** and report the number of cycles assuming that the loop is executed once. The compiler can re-arrange instructions.
- b) The compiler unrolls four iterations of the loop and re-arranges instructions. Show the timing diagram for **P1** and **P2** and report the number of cycles when one pack of 4-unrolled iterations is executed.

<sup>&</sup>lt;sup>1</sup>For the timing diagram you should use the compact representation shown in the lectures:

	1	2	3	4	5	6	7	•••
add \$5, \$0, \$0	F	D	Е	М	W			
lw \$4, 0(\$3)		F	D	Е	М	W		

# Problem 4

Media applications that play audio or video files are part of a class of workloads called "streaming" workloads; i.e., they bring large amounts of data but do not reuse much of it. Consider a video streaming workload that accesses 1024 KB working set sequentially with the following address stream (byte addresses):

 $0, 2, 4, 6, 8, 10, 12, 14, 16, \dots$ 

Assume a 32 KB direct-mapped cache with a 32-byte block. What is the miss rate for the address stream above? How is this miss rate sensitive to the size of the cache or the working set? How would you categorize the misses this workload is experiencing based on the 3C model?

Re-compute the miss rate when the cache block size is 16 bytes, 64 bytes, and 128 bytes. What kind of locality is this workload exploiting?

## Problem 5

We want to benchmark two multicores using the roofline model.

Multicore M1 has a peak floating-point performance (peak-FP perf.) of 128 GFLOP/s from Arithmetic Intensity (AI) AI=8 FLOP/byte (and above). Its FP performance at AI=1/8 FLOP/byte is 2 GFLOP/s.

Multicore **M2** has a peak-FP performance of 16 GFLOP/s from AI=1/2 FLOP/byte (and above), and its performance at AI=1/8 FLOP/byte is 4 GFLOP/s.

- a) Draw the roofline model for multicore M1.
- b) Draw the roofline model for multicore M2.
- c) Explain what happens when running a benchmark with AI=1 FLOP/byte on the two multicores. Which multicore does perform the best?

END OF THE EXAM	
-----------------	--

# MIPS Reference Data

(	

(1)

	110		енее Вичи		
CORE INSTRUCTI	ON SE	Т			OPCODE
		FOR-			/ FUNCT
NAME, MNEMO	NIC	MAT			(Hex)
Add	add	R	R[rd] = R[rs] + R[rt]	(1)	0 / 20 <sub>hex</sub>
Add Immediate	addi	I	R[rt] = R[rs] + SignExtImm	(1,2)	$8_{\text{hex}}$
Add Imm. Unsigned	addiu	I	R[rt] = R[rs] + SignExtImm	(2)	9 <sub>hex</sub>
Add Unsigned	addu	R	R[rd] = R[rs] + R[rt]		$0/21_{hex}$
And	and	R	R[rd] = R[rs] & R[rt]		$0/24_{hex}$
And Immediate	andi	I	R[rt] = R[rs] & ZeroExtImm	(3)	$c_{\text{hex}}$
Branch On Equal	beq	I	if(R[rs]==R[rt]) PC=PC+4+BranchAddr	(4)	4 <sub>hex</sub>
Branch On Not Equa	bne	I	if(R[rs]!=R[rt]) PC=PC+4+BranchAddr	(4)	5 <sub>hex</sub>
Jump	j	J	PC=JumpAddr	(5)	$2_{\text{hex}}$
Jump And Link	jal	J	R[31]=PC+8;PC=JumpAddr	(5)	$3_{\text{hex}}$
Jump Register	jr	R	PC=R[rs]		$0/08_{hex}$
Load Byte Unsigned	lbu	I	R[rt]={24'b0,M[R[rs] +SignExtImm](7:0)}	(2)	24 <sub>hex</sub>
Load Halfword Unsigned	lhu	I	R[rt]={16'b0,M[R[rs] +SignExtImm](15:0)}	(2)	25 <sub>hex</sub>
Load Linked	11	I	R[rt] = M[R[rs] + SignExtImm]	(2,7)	$30_{\text{hex}}$
Load Upper Imm.	lui	I	$R[rt] = \{imm, 16'b0\}$		$f_{hex}$
Load Word	lw	I	R[rt] = M[R[rs] + SignExtImm]	(2)	$23_{\text{hex}}$
Nor	nor	R	$R[rd] = \sim (R[rs] \mid R[rt])$		$0/27_{hex}$
Or	or	R	$R[rd] = R[rs] \mid R[rt]$		$0/25_{hex}$
Or Immediate	ori	I	$R[rt] = R[rs] \mid ZeroExtImm$	(3)	$d_{hex}$
Set Less Than	slt	R	R[rd] = (R[rs] < R[rt]) ? 1 : 0		$0/2a_{hex}$
Set Less Than Imm.	slti	I	R[rt] = (R[rs] < SignExtImm)? 1	: 0 (2)	$a_{hex}$
Set Less Than Imm. Unsigned	sltiu	I	R[rt] = (R[rs] < SignExtImm) ? 1:0	(2,6)	$b_{hex}$
Set Less Than Unsig.	sltu	R	R[rd] = (R[rs] < R[rt]) ? 1 : 0	(6)	$0/2b_{hex}$
Shift Left Logical	sll	R	$R[rd] = R[rt] \le shamt$		$0  /  00_{hex}$
Shift Right Logical	srl	R	$R[rd] = R[rt] \gg shamt$		0 / 02 <sub>hex</sub>
Store Byte	sb	I	M[R[rs]+SignExtImm](7:0) = R[rt](7:0)	(2)	28 <sub>hex</sub>
Store Conditional	sc	I	$\begin{aligned} M[R[rs] + SignExtImm] &= R[rt]; \\ R[rt] &= (atomic) ? 1 : 0 \end{aligned}$	(2,7)	38 <sub>hex</sub>
Store Halfword	sh	I	M[R[rs]+SignExtImm](15:0) = R[rt](15:0)	(2)	29 <sub>hex</sub>
Store Word	sw	I	M[R[rs]+SignExtImm] = R[rt]	(2)	$2b_{hex}$
Subtract	sub	R	R[rd] = R[rs] - R[rt]	(1)	$0/22_{hex}$

- (1) May cause overflow exception
- (2) SignExtImm = { 16{immediate[15]}, immediate }
- (3)  $ZeroExtImm = \{ 16\{1b'0\}, immediate \}$

R R[rd] = R[rs] - R[rt]

- (4) BranchAddr = { 14{immediate[15]}, immediate, 2'b0 } (5) JumpAddr = { PC+4[31:28], address, 2'b0 } (6) Operands considered unsigned numbers (vs. 2's comp.)
- (7) Atomic test&set pair; R[rt] = 1 if pair atomic, 0 if not atomic

# **BASIC INSTRUCTION FORMATS**

subu

Subtract Unsigned

R	opcode	rs	rt	rd	shamt	funct	
	31 26	25 21	20 16	15 11	10 6	5	
I	opcode	rs	rt		immediate		
	31 26	25 21	20 16	15			
J	opcode		address				
	31 26	25					

#### ARITHMETIC CORE INSTRUCTION SET

		•	/ FMT /FT
	FOR		/ FUNCT
NAME, MNEMONIC	MAT	OPERATION	(Hex)
Branch On FP True bclt	FI	if(FPcond)PC=PC+4+BranchAddr (4)	
Branch On FP False bolf	FI	if(!FPcond)PC=PC+4+BranchAddr(4)	
Divide div	R	Lo=R[rs]/R[rt]; Hi=R[rs]%R[rt]	0//-1a
Divide Unsigned divu		Lo=R[rs]/R[rt]; Hi=R[rs]%R[rt]  (6)	
FP Add Single add.	FR	F[fd] = F[fs] + F[ft]	11/10//0
FP Add	FR	${F[fd],F[fd+1]} = {F[fs],F[fs+1]} +$	11/11//0
Double		{F[ft],F[ft+1]}	
FP Compare Single c.x.s*	FR	FPcond = (F[fs] op F[ft]) ? 1 : 0	11/10//y
FP Compare	FR	$FPcond = (\{F[fs], F[fs+1]\} op$	11/11//v
Double	(on ic	$\{F[ft],F[ft+1]\}\)$ ? 1:0 ==, <, or <=) ( y is 32, 3c, or 3e)	,
		F[fd] = F[fs] / F[ft]	11/10//3
FP Divide		{F[fd],F[fd+1]} = {F[fs],F[fs+1]} /	
Double div.	i FR	{F[ft],F[ft+1]}	11/11//3
FP Multiply Single mul.	FR	F[fd] = F[fs] * F[ft]	11/10//2
FP Multiply	FR	${F[fd],F[fd+1]} = {F[fs],F[fs+1]} *$	11/11//2
Double	1 FK	{F[ft],F[ft+1]}	11/11//2
FP Subtract Single sub.	FR	F[fd]=F[fs] - F[ft]	11/10//1
FP Subtract	FR	${F[fd],F[fd+1]} = {F[fs],F[fs+1]} -$	11/11//1
Double	1 110	$\{F[ft],F[ft+1]\}$	11/11//1
Load FP Single lwc1	I	F[rt]=M[R[rs]+SignExtImm]  (2)	31//
Load FP	I	$F[rt]=M[R[rs]+SignExtImm]; \qquad (2)$	35//
Double		F[rt+1]=M[R[rs]+SignExtImm+4]	011110
Move From Hi mfhi		R[rd] = Hi	0 ///10
Move From Lo mflo		R[rd] = Lo	0 ///12
Move From Control mfc0		R[rd] = CR[rs]	10 /0//0
Multiply mult		$\{Hi,Lo\} = R[rs] * R[rt]$	0///18
Multiply Unsigned multi		$\{Hi,Lo\} = R[rs] * R[rt] $ $\{Hi,Lo\} = R[rt] * R$	
Shift Right Arith. sra Store FP Single swc1	R I	R[rd] = R[rt] >>> shamt $M[R[rd] + Sign Fut [same] = F[rt] $ (2)	0//-3 39//
Store FP Single swc1 Store FP	1	M[R[rs]+SignExtImm] = F[rt] (2) M[R[rs]+SignExtImm] = F[rt]; (2)	
Double sdc1	I	M[R[rs]+SignExtImm] = F[rt]; (2) M[R[rs]+SignExtImm+4] = F[rt+1]	3d//
Double		M[K[13]   Signizatililli+4] - F[It+1]	

(2) OPCODE

### FLOATING-POINT INSTRUCTION FORMATS

FR	opcode	fmt	ft	fs	fd	funct
	31 26	25 21	20 16	15 11	10 6	5 0
FI	opcode	fmt	ft		immediate	;
	31 26	25 21	20 16	15		0

## **PSEUDOINSTRUCTION SET**

NAME	MNEMONIC	OPERATION
Branch Less Than	blt	$if(R[rs] \le R[rt]) PC = Label$
Branch Greater Than	bgt	if(R[rs]>R[rt]) PC = Label
Branch Less Than or Equal	ble	$if(R[rs] \le R[rt]) PC = Label$
Branch Greater Than or Equal	bge	$if(R[rs] \ge R[rt]) PC = Label$
Load Immediate	li	R[rd] = immediate
Move	move	R[rd] = R[rs]

## REGISTER NAME, NUMBER, USE, CALL CONVENTION

NAME	NUMBER	USE	PRESERVEDACROSS
INAIVIE	NUMBER	USE	A CALL?
\$zero	0	The Constant Value 0	N.A.
\$at	1	Assembler Temporary	No
\$v0-\$v1	2-3	Values for Function Results and Expression Evaluation	No
\$a0-\$a3	4-7	Arguments	No
\$t0-\$t7	8-15	Temporaries	No
\$s0-\$s7	16-23	Saved Temporaries	Yes
\$t8-\$t9	24-25	Temporaries	No
\$k0-\$k1	26-27	Reserved for OS Kernel	No
\$gp	28	Global Pointer	Yes
\$sp	29	Stack Pointer	Yes
\$fp	30	Frame Pointer	Yes
\$ra	31	Return Address	Yes

0 / 23<sub>hex</sub>

OPCODES,	BASE	<b>CONVERSI</b>	ON, ASCII	SYMBOLS	3

DOPCODES, BASE CONVERSION, ASCII SYMBOLS   Hexa- ASCII   Opcode   funct (31:26) (5:0)   funct (30:126)   funct (31:26) (5:0)   funct (31:26) (5:0)   funct (31:26) (5:0)   funct (31:26) (5:0)   funct (31:26)   funct (31:2	OPCOD	ES. BASE	CONVER	SION.	ASCII	SYMB	OLS		9	
Opcode								1	Hexa-	ASCII
Cit   Cit				Rinary	Deci-			Deci-		
(1) sll sadd, 00 0000 0 0 NUL 64 40 @ subyf 00 0001 1 1 SOH 65 41 A    jal sra div,f 00 0001 2 2 STX 66 42 B   beq sllv sqrt,f 00 0010 3 3 ETX 67 43 C   beq sllv sqrt,f 00 0010 4 4 EOT 68 44 D   beq sllv sqrt,f 00 0110 5 5 ENQ 69 45 E   blez srlv mov,f 00 0110 6 6 ACK 70 46 F   blez srav neg,f 00 0111 7 7 BEL 71 47 G   addi jr	1 *			Dillary	mal			mal		
Sub_f   00 0001				00.0000				(1		
Secondaria   Sec	(1)	SII								
Jal										
Deq   silv   sqrt.f    00 0100										
Display	_									
Diez   Srlv   mov.f   00 0110   6	1 1	sllv								
Degtz	1									
addi										
addiu   slti   movz   00 1001   9   9   HT   73   49   I   sltiu   movn   00 1011   11   b   VT   75   4b   K   Addiu   Syscall   round.wf   00 1011   11   b   VT   75   4b   K   Addiu   Syscall   round.wf   00 1101   13   d   CR   77   4d   M   K   Addiu   Syscall   round.wf   00 1101   13   d   CR   77   4d   M   K   Addiu   Syscall   round.wf   00 1101   13   d   CR   77   4d   M   K   Addiu   Syscall   round.wf   00 1101   13   d   CR   77   4d   M   K   Addiu   Syscall   round.wf   00 1110   14   e   SO   78   4e   N   N   N   N   N   N   N   N   N			neg.f							
Sitiu   movx		-								
Sitiu   movn		-								
andi										
Note										
Number   Content   Conte		break								
Canal	xori									
(2) mthi mflo movz f 01 0001 17 11 DC1 81 51 Q mtlo mtlo movn f 01 0011 18 12 DC2 82 52 R 01 01 0010 18 12 DC2 82 52 R 01 01 0010 20 14 DC4 84 54 T 01 01010 22 16 SYN 86 56 V 01 0110 22 16 SYN 86 56 V 01 0111 23 17 ETB 87 57 W 01 0111 23 17 ETB 87 57 W 01 0101 25 19 EM 89 59 Y 01 1010 26 1a SUB 90 5a Z 01 1001 27 1b ESC 91 5b [ 01 1100 28 1c FS 92 5c \ 01 1101 29 1d GS 93 5d ] 01 1110 30 1c RS 94 5c \ 01 1111 31 1f US 95 5f \ 01 1111 31 1f US 95 5f \ 01 1111 31 1f US 95 5f \ 01 1110 30 1c RS 94 5c \ 01 1111 31 1f US 95 5f \ 01 1110 30 1c RS 94 5c \ 01 1111 31 1f US 95 5f \ 01 1110 30 1c RS 94 5c \ 01 1111 31 1f US 95 5f \ 01 1110 30 1c RS 94 5c \ 01 1111 31 1f US 95 5f \ 01 1110 30 1c RS 94 5c \ 01 1111 31 1f US 95 5f \ 01 1110 30 1c RS 94 5c \ 01 1111 31 1f US 95 5f \ 01 1110 30 1c RS 94 5c \ 01 1111 31 1f US 95 5f \ 01 1110 30 1c RS 94 5c \ 01 1111 31 1f US 95 5f \ 01 1110 30 1c RS 94 5c \ 01 1111 31 1f US 95 5f \ 01 1110 30 1c RS 94 5c \ 01 1111 31 1f US 95 5f \ 01 111 31 1f US 95 5f \ 01 1111 31 1f US 95 5f \ 10 1000 42 2 8 (100 66 f d d d d d d d d d d d d d d d d d	lui		floor.w.f							
mflo mtlo         movzf movnf         01 0010         18         12 DC2         82         52 R         S           01 0101         10 1010         20         14 DC4         84         54         T           01 0110         21         15 NAK         85         55         U           01 0111         23         17 ETB         87         57         W           mult         01 1010         24         18 CAN         88         58         X           multudiv         01 1010         25         19 EM         89         59         Y           div         01 1010         26         1a SUB         90         5a         Z           divu         01 1010         26         1a SUB         90         5a         Z           01 1110         29         1d GS         93         5d         ]         01 1110         29         1d GS         93         5d         ]           1b         add         cvt.sf         10 0000         32         20 Space         96         60         *           1b         add         cvt.sf         10 0001         33         21         !         97         61 <t< td=""><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></t<>										
mtlo	(2)		_							
01 0101		mtlo	movn. $f$							
01 0110   22   16   SYN   86   56   V   01 0111   23   17   ETB   87   57   W     W   W   W   W   W   W   W   W										
Mult										
mult         01 1000         24         18 CAN         88         58         X           div         01 1001         25         19 EM         89         59 Y         20           divu         01 1010         26         1a SUB         90         5a         Z           divu         01 1010         28         1c         FS         92         5c         \           01 1101         29         1d         GS         93         5d         ]           01 1111         30         1e         RS         94         5e         \           01 1111         31         1f         US         95         5f         _           1b         add         cvt.sf         10 0000         32         20 Space         96         60         \           1b         add         cvt.sf         10 0001         33         21         97         61         a           1b         add         cvt.sf         10 0001         32         20 Space         96         60         \           1b         sub         10 0010         34         22         "98         62         b           1w										
multu div         01 1001         25         19         EM         89         59         Y div           divu         01 1010         26         1a         SUB         90         5a         Z           01 1010         26         1a         SUB         90         5a         Z           01 1110         28         1c         FS         92         5c         N           01 1110         29         1d         GS         93         5d         ]           01 1111         30         1e         RS         94         5e         ^           1b         add         cvt.sf         10 0000         32         20         Space         96         60         *           1w         sub         10 0010         33         21         !         97         61         a           1w         sub         10 0011         35         23         #         99         63         c         b           1bu         and         cvt.wf         10 0100         36         24         \$         100         64         d           1bu         and         cvt.wf         10 0100         37										
div divu										
01 1100										
Oli 1101   29		divu								<u> </u>
1110   30   1e   RS   94   5e   \$\hat{\hat{\hat{\hat{\hat{\hat{\hat{\hat										\
10   10   10   10   10   10   10   10										Ì
1b										^
10										
1										
No	1		cvt.a.j							
1bu										
1hu or   10 0101   37   25   %   101   65   e     1wr xor   10 0110   38   26   & 102   66   f     10 0111   39   27     103   67   g     sb										
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$			CVL.W.J							
nor	1									
Signature   10 1000   40   28   (	TMT						, x			
Sh	ah	nor					- (			
Swl   Slt   10 1010   42   2a   *   106   6a   j   Sw   Sltu   10 1011   43   2b   +   107   6b   k     10 1101   44   2c   108   6c   1   10 1101   45   2d   -   109   6d   m   Swr   10 1110   46   2e   110   6e   n   10 1111   47   2f   /   111   6f   o   11   tge   c.ff   11 0000   48   30   0   112   70   p   11   110   11										
Sw   Sltu   10 1011   43   2b   + 107   6b   k		-1+					*			
10 1100										
10 1101	- W	JICU								
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$										
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	swr									
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	1 '						,			
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		tae	c.f.f							
lwc2         tlt         c.eqf         11 0010         50         32         2         114         72         r           pref         tltu         c.ueqf         11 0010         50         32         2         114         72         r           teq         c.oltf         11 0100         52         34         4         116         74         t           ldc1         c.ultf         11 0101         53         35         5         117         75         u           ldc2         tne         c.olef         11 0110         54         36         6         118         76         v           c.ulef         11 0110         54         36         6         118         76         v           swc         c.sff         11 1000         56         38         8         120         78         x           swc1         c.seqf         11 1010         57         39         9         121         79         y           swc2         c.seqf         11 1011         58         3a         : 122         7a         z           c.ngf         11 1010         58         3a         : 123         7b										
pref         tltu         c.ueqf         11 0011         51         33         3         115         73         s           teq         c.oltf         11 0100         52         34         4         116         74         t           ldc1         c.ultf         11 0101         53         35         5         117         75         u           ldc2         tne         c.olef         11 0110         54         36         6         118         76         v           c.ulef         11 0111         55         37         7         119         77         w           swc1         c.sff         11 1000         56         38         8         120         78         x           swc1         c.seqf         11 1001         57         39         9         121         79         y           swc2         c.seqf         11 1010         58         3a         : 122         7a         z           c.nglf         11 1101         59         3b         ; 123         7b         {           sdc1         c.ngef         11 1100         60         3c         < 124	1	-								
teq c.oltf 110100 52 34 4 116 74 t  ldc1 c.ultf 110101 53 35 5 117 75 u  ldc2 tne c.olef 110110 54 36 6 118 76 v  c.ulef 110111 55 37 7 119 77 w  sc c.sef 111000 56 38 8 120 78 x  swc1 c.nglef 110101 57 39 9 121 79 y  swc2 c.seqf 111010 58 3a : 122 7a z  c.nglf 111011 59 3b ; 123 7b {  c.ltf 11100 60 3c < 124 7c    sdc1 c.ngef 11101 61 3d = 125 7d }  sdc2 c.lef 111110 62 3e > 126 7e ~										
1dc1	<u> </u>					34				
1dc2 tne	ldc1	-					5		75	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	1	tne								
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$										
swc1     c.ngle,f     11 1001     57     39     9     121     79     y       swc2     c.seq,f     11 1010     58     3a     :     122     7a     z       c.ngl,f     11 1011     59     3b     ;     123     7b     {       c.lt,f     11 1100     60     3c     124     7c             sdc1     c.nge,f     11 1101     61     3d     =     125     7d     }       sdc2     c.le,f     11 1110     62     3e     >     126     7e     ~	sc			11 1000	56	38	8	120	78	X
swc2     c.seq.f     11 1010     58     3a     :     122     7a     z       c.ngl.f     11 1011     59     3b     ;     123     7b     {       c.lt.f     11 1100     60     3c     124     7c             sdc1     c.nge.f     11 1101     61     3d     =     125     7d     >       sdc2     c.le.f     11 1110     62     3e     >     126     7e     ~	swc1						9		79	
c.lt.f   11 1100   60   3c   <   124   7c	swc2						:			
sdc1			c.ngl $f$				;			{
sdc2   c.le. $f$   11 1110   62   3e   >   126   7e   ~			c.lt.f							
sdc2										
	sdc2		c.le.f	11 1110	62	3e	>	126	7e	~

(1) opcode(31:26) == 0(2) opcode(31:26) ==  $17_{\text{ten}}$  ( $11_{\text{hex}}$ ); if fmt(25:21)== $16_{\text{ten}}$  ( $10_{\text{hex}}$ ) f = s (single);

11 1111

if  $fmt(25:21) == 17_{ten} (11_{hex}) f = d (double)$ 

c.ngt.f

#### **IEEE 754 FLOATING-POINT STANDARD**

(3)

 $(-1)^S \times (1 + Fraction) \times 2^{(Exponent - Bias)}$ where Single Precision Bias = 127, Double Precision Bias = 1023.


## **IEEE Single Precision and Double Precision Formats:**

**IEEE 754 Symbols** 

Exponent	Fraction	Object
0	0	± 0
0	≠0	± Denorm
1 to MAX - 1	anything	± Fl. Pt. Num.
MAX	0	±⊗
MAX	≠0	NaN

S.P. MAX = 255, D.P. MAX = 2047





#### DATA ALIGNMENT

	Double Word							
Word				Word				
Halfword		Halfword		Halfword		Halfword		
Byte	Byte	Byte	Byte	Byte	Byte	Byte	Byte	
0	1	2	3	4	5	6	7	

Value of three least significant bits of byte address (Big Endian)

### **EXCEPTION CONTROL REGISTERS: CAUSE AND STATUS**

B	Interrupt Mask		Exception Code	
31	15	8	6	2
	Pending Interrupt		U M	E I L E
	15	8	4	1 0

BD = Branch Delay, UM = User Mode, EL = Exception Level, IE =Interrupt Enable

#### **EXCEPTION CODES**

Name	Cause of Exception	Number	Name	Cause of Exception			
Int	Interrupt (hardware)	9	Bp	Breakpoint Exception			
Adei	Address Error Exception	10	DТ	Reserved Instruction			
Auel	(load or instruction fetch)	10	KI	Exception			
AJEC	Address Error Exception	11	CnII	Coprocessor			
Auls	(store)	(store)		Unimplemented			
IDE	Bus Error on	12	Orr	Arithmetic Overflow			
IDE	Instruction Fetch	12 OV		Exception			
DDE	Bus Error on	12	Т.,	Trap			
DDE	Load or Store	13	11				
Sys	Syscall Exception	15	FPE	Floating Point Exception			
	Int AdEL AdES IBE DBE	Int Interrupt (hardware) AdEL Address Error Exception (load or instruction fetch) Address Error Exception (store) Bus Error on Instruction Fetch DBE Bus Error on Load or Store	Int	Int         Interrupt (hardware)         9         Bp           AdEL Address Error Exception (load or instruction fetch)         10         RI           AdES Address Error Exception (store)         11         CpU           IBE Bus Error on Instruction Fetch         12         Ov           DBE Bus Error on Load or Store         13         Tr			

## SIZE PREFIXES (10<sup>x</sup> for Disk, Communication: 2<sup>x</sup> for Memory)

•	TIET IXEO (TO TOT DISK, COMMINGHICATION, 2 TOT MICHIOTY)									
		PRE-		PRE-		PRE-		PRE-		
	SIZE	FIX	SIZE	FIX	SIZE	FIX	SIZE	FIX		
	$10^3, 2^{10}$	Kilo-	$10^{15}, 2^{50}$	Peta-	10-3	milli-	10 <sup>-15</sup>	femto-		
	$10^6, 2^{20}$	Mega-	10 <sup>18</sup> , 2 <sup>60</sup>	Exa-	10-6	micro-	10 <sup>-18</sup>	atto-		
	$10^9, 2^{30}$	Giga-	$10^{21}, 2^{70}$	Zetta-	10 <sup>-9</sup>	nano-	10-21	zepto-		
	$10^{12}, 2^{40}$	Tera-	10 <sup>24</sup> , 2 <sup>80</sup>	Yotta-	10-12	pico-	10-24	yocto-		

The symbol for each prefix is just its first letter, except  $\mu$  is used for micro.

127

7f DEL