## Homework 4

Thomas Murphy (trm70)November 12, 2015

Problem 1. Multi-Function Adder
The adder is implemented in q1/adder.vhd
The testbench for the adder is q1/tb\_adder.vhd.

**Problem 2.** Behavioral and Structural State Machine The state machine is implemented in the following modules:

- IEEE std\_logic\_components: q2/std\_logic\_components.vhd
- IEEE std\_logic\_entities: q2/std\_logic\_entities.vhd
- j-k flip-flop: q2/jkff.vhd
- behavioral state machine: q2/behavioral\_sm.vhd
- structural state machine: q2/structural\_sm.vhd

The testbench for the state machine is q2/tb\_sm.vhd.

## **Problem 3.** Signed Multiplier

The multiplier is implemented in q3/multiplier\_5\_5.vhd The testbench for the multiplier is q3/tb\_multiplier\_5\_5.vhd.

## **Problem 4.** Signed Divider

The divider is implemented in q4/divider\_4\_4.vhd The testbench for the multiplier is q4/tb\_divider\_4\_4.vhd.