






Http://www.heijin.org ALINX 03\_FPGA AX530 开发板原理图 1.0 Thursday, November 26, 2015 Sheet













1	ALINX Http://www.heijin.org								
Title 0	4_FPGA								
Size	Document Number AX530 开发						1.0		
Date:	Thursday, Nov	ember 26, 2015	Sheet	4	of	16			





IO, DIFFIO\_R27n, (INIT\_DONE) L21 USB\_FD15 IO, DIFFIO\_R27p, (CRC\_ERROR) IO, VREFB6N3 USB\_FD15 USB\_FD13 IO, DIFFIO\_R24p, (CLKUSR) USB FD8 IO, DIFFIO\_R23n, (DQS0R/CQ1R,DPCLK7)/(DQS0R/CQ1R,DPCLK7)/(DQS0R/CQ1R,DPCLK7)/(DQS0R/CQ1R,DPCLK7)/(DQS0R/CQ1R,DPCLK7)/(DQS0R/CQ1R,DPCLK7)/(DM1R1/BWS#1R1/DM1R1/BWS#1R1/DM1R1/DM1R1/DM1R1/DM1R1/DM1R1/BWS#1/DM1R1/BWS#1/DM1R1/BWS#1/DM1R1/BWS#1/DM1R1/ USB FD8 USB FD9 IO, DIFFIO\_R22n, (DQOR)/(DQ1R)/(DQ1R) FIFOADR1 11 IO, DIFFIO\_R22p, (DQ0R)/(DQ1R)/(DQ1R) IO, DIFFIO\_R20n JSB\_PKTEND USB CLKOUT IO, DIFFIO\_R20p, (DQ0R)/(DQ1R)/(DQ1R) IO, VREFB6N2 USB\_FD10 USB\_FD10 USB\_FLAGA IO, DIFFIO\_R18n, (DQ0R)/(DQ1R)/(DQ1R)/(DQ1R) IO, DIFFIO\_R18p, (DQ0R)/(DQ1R)/(DQ1R) IO, DIFFIO\_R13n, (DQ0R)/(DQ1R)/(DQ1R) USB\_FLAGB USB SLCS USB\_FIFOADR0 USB\_FIFOADR0 11 IO, DIFFIO\_R13p, (DQ0R)/(DQ1R)/(DQ1R) USB\_FD5 USB\_FD4 IO, DIFFIO\_R12n, (nWE), (DQ0R)/(DQ1R)/(DQ1R) IO, DIFFIO\_R12p, (nOE), \_/(DQ1R)/(DQ1R) USB\_FD5 USB\_FD4 USB\_SLOE USB\_SLRD USB\_IFCLK USB\_FD3 USB\_FD2 USB\_FD7 USB SLRD USB IFCLK IO, DIFFIO R10p IO, DIFFIO\_R9n, (DM2R)/(DM1R0/BWS#1R0)/(DM1R0/BWS#1R0 IO, DIFFIO\_R9p, \_/(DQ1R)/(DQ1R) IO, DIFFIO\_R8n, (nAVD), (DQ2R)/(DQ1R)/(DQ1R) IO, DIFFIO\_R8p, (RDY), (DQ2R)/(DQ1R)/(DQ1R) USB FD6 USB\_FD7 IO, DIFFIO\_R7n, (PADD23), (DQ2R)/(DQ1R)/(DQ1R) ÎO, DIFFÎO\_R7p | IO, DIFFIO\_R6n, (DQ2R)/(DQ1R)/(DQ1R) | IO, DIFFIO\_R6n, (DQ2R)/(DQ1R)/(DQ1R)/(DQ1R) | IO, DIFFIO\_R5n, (PADD22), (DQ2R)/(DQ1R)/(DQ1R) | IO, DIFFIO\_R5n, (PADD22), (DQ2R)/(DQ1R)/( SD\_CMD IO, DIFFIO\_R2n, (DQ2R)/(DQ1R)/(DQ1R) IO, DIFFIO\_R2p EP4CE30F23C7


Http://www.heijin.org
Title 05\_FPGA
Size Document Number AX530 开发板原理图 1.0
Date: Thursday.November 26.2015 Sheet 5 of 16




D7 change to GND, H10 change to VGA\_B4












4	11	LINX	Http://	www.h	eiji	n.c	rg	
Ti	itle 10	_AUDIO						
Si	ize	Document Numb AX530 开发						Rev 1.0
D.	ate:	Thursday, No	vember 26, 2015	Sheet	10	of	16	




Http://www.heijin.org


Title
11\_USB2.0
Size Document Number
AX530 开发板原理图 Rev
1.0
Date: Thursday, November 26, 2015 Sheet 11 of 16










A	LINX	Http://	www.h	eiji	in.c	rg	
Title 12	2_KEY_LED						
Size	Document Numbe AX530 开发都						Rev 1.0
Date:	Thursday Mar	ombor 26 2015	Choot	12	of	16	












A	LINX	Http://	www.h	eiji	ln.c	rg	
Title 1	3_RTC_ EEPRON	I_FLASH					
Size	Document Numb AX530 开发						Rev 1.0
Date:	Thursday No.	vember 26, 2015	Shoot	12	οf	16	





1	LINX	Http://	www.h	eiji	in.c	rg	
Title 1	4_USB_UART_SI	)					
Size	Document Numb AX530 开发						Rev 1.0
Date:	Thursday No.	zember 26, 2015	Shoot	1/	of	16	



	LINX Http:	//www.h	neiji	n.c	org	
Title 1	5_VGA_CAMERA					
Size	Document Number					Rev
	AX530 开发板原理图					1.0
Date:	Thursday, November 26, 201	5 Sheet	15	of	16	

