GPU Speed Of Light Throughput

All

High-level overview of the throughput for compute and memory resources of the GPU. For each unit, the throughput reports the achieved percentage of utilization with respect to the theoretical maximum. Breakdowns show the throughput for each individual sub-metric of Compute and Memory to clearly identify the highest contributor. Low throughput values for compute and memory resources of the SM by presented as a roofline chart.

Compute (SM) Throughput [%]	81.48	Duration [inserted]	12.34
Memory Throughput [%]	91.66	Elapsed Cycles [cycle]	12,845,839
L1/TEX Cache Throughput [%]	90.30	SM Active Cycles [cycle]	12,642,876.83
L2 Cache Throughput [%]	59.61	Theoretical Occupancy [%]	31.83
DRAM Throughput [%]	0.60	DRAM Frequency [cycle/nsecond]	5.49

High Throughput The kernel is utilizing greater than 80.0% of the available compute or memory performance of the device. To further improve performance, work will likely need to be shifted from the most utilized to another unit. Start by analyzing workloads in the Compute Workload Analysis section.

Roofline Analysis The ratio of peak float (fp32) to double (fp64) performance on this device is 32:1. The kernel achieved 22% of this device's fp32 peak performance and 0% of its fp64 peak performance. See the Roofline Chart for more details on roofline analysis.

GPU Throughput



Speed Of Light GPUs [%]



Compute Throughput Breakdown

SM: Inst Executed Pipe Lsu [%]	81.48	L1: Load Requests [%]	81.48
SM: Inst Executed Pipe Fma [%]	81.48	L1: Global Load Requests [%]	81.48
SM: Issue Active [%]	81.07	L1: Lsu Writeback Active [%]	45.26
SM: Inst Executed [%]	81.07	L1: Data Bank Reads [%]	9.68
SM: Mio Inst Issued [%]	80.76	L2: Xbar.Sys Cycles Active [%]	59.61
SM: Inst Executed Pipe Uniform [%]	23.98	L2: T Sectors [%]	1.66
SM: Issue Active Cycles [%]	23.98	L2: Lts.Tcp Cycles Active [%]	1.66
SM: Alu2Lsu Cycles Active [%]	22.96	L2: Lts.Xbar Cycles Active [%]	1.26
SM: Pipe Alu Cycles Active [%]	7.05	L1: Wr.TexOrSm Req Cycles Active [%]	1.26
SM: Inst Executed Pipe Lsu Pred On [%]	4.63	L1: Wr.RedOrTex Read Sectors [%]	0.00
SM: Mio Pq Read Cycles Active [%]	0.00	DRAM: Cycles Active [%]	0.60
SM: Mio Pq Write Cycles Active [%]	0.00	DRAM: Read Sectors [%]	0.60
SM: Inst Executed Pipe Adu [%]	0.75	L2: Lts.Tcp Cycles Active [%]	0.00
SM: Inst Executed Pipe Fp16 [%]	0	L1: Tex Writeback Active [%]	0.32
SM: Inst Executed Pipe Fp64 [%]	0	L2: Lts.Xbar.Sys Cycles Active [%]	0.00
SM: Inst Executed Pipe Tex [%]	0	L1: Tex.Lsu Cycles Active [%]	0.00
SM: Pipe Fp64 Cycles Active [%]	0	L1: Tex.Texin Sectors [%]	0.00
SM: Pipe Shared Cycles Active [%]	0	L1: Tex Writeback Active [%]	0
SM: Pipe Tensor Cycles Active [%]	0	L1: Data.Ideal Wavefronts [%]	0
		L1: Tex.Texin Sectors [%]	0

Floating Point Operations Roofline



Compute Workload Analysis

All

Detailed analysis of the compute resources of the streaming multiprocessors (SM), including the achieved instructions per clock (IPC) and the utilization of each available pipeline. Pipelines with very high utilization might limit the overall performance.

Executed Ipc Elapsed [inst/cycle]	3.89	Issue Slots [%]	97.96
Executed Ipc Active [inst/cycle]	3.98	Issue Slots Busy [%]	85.10
Issued Ipc Active [inst/cycle]			

Balanced FMA is the highest-utilized pipeline (23.1%) based on active cycles, taking into account the rates of its different instructions. It executes 32-bit floating-point (FADD, FMUL, FMAD, ...) and integer (IMAD, IMAD) operations. It is well-utilized, but should not be a bottleneck.

Pipe Utilization (% of active cycles)



Pipe Utilization (% of peak instructions executed)

Memory Workload Analysis

All

Detailed analysis of the memory resources of the GPU. Memory can become a limiting factor for the overall kernel performance when fully utilizing the involved hardware units (Mem Busy), exhausting the available communication bandwidth between those units (Max Bandwidth), or by reaching the maximum throughput of issuing memory instructions (Mem Pipes Busy). Detailed chart of the memory units. Detailed tables with data for each memory unit.

Memory Throughput [Gbyte/second]	2.25	Mem Busy [%]	91.66
L1/TEX Hit Rate [%]	45.54	Max Bandwidth [%]	91.66
L2 Hit Rate [%]	59.61	Mem Pipes Busy [%]	91.66
Mid-Level Cache Hit Rate [%]	59.61		

L1/TEX Global Load Access Pattern The memory access pattern for global loads in L1/TEX might not be optimal. On average, this kernel accesses 1.4 bytes per thread per memory request, but the address pattern, possibly caused by the stride between threads, results in 2.5 sectors per request, or 2.9/32 = 84.0 bytes of cache data transfers per request. The optimal thread address pattern for 1.4 byte accesses would result in 1.4/32 = 5.0 bytes of cache data transfers per request, to maximize L1/TEX cache performance. Check the section for uncoalesced global loads.

L1/TEX Global Store Access Pattern The memory access pattern for global stores in L1/TEX might not be optimal. On average, this kernel accesses 4.3 bytes per thread per memory request, but the address pattern, possibly caused by the stride between threads, results in 2.6 sectors per request, or 2.6/32 = 84.0 bytes of cache data transfers per request. The optimal thread address pattern for 4.3 byte accesses would result in 4.3/32 = 15.0 bytes of cache data transfers per request, to maximize L1/TEX cache performance. Check the section for uncoalesced global stores.

L2 Load Access Pattern The memory access pattern for loads from L1/TEX to L2 is not optimal. The granularity of an L1/TEX request to L2 is a 128 byte cache line. That is a consecutive 32 byte sectors per L2 request. However, this kernel only accesses an average of 1.3 sectors out of the possible 4 sectors per cache line. Check the section for uncoalesced accesses and try to minimize how many cache lines need to be accessed to maximize memory throughput.

L2 Store Access Pattern The memory access pattern for stores from L1/TEX to L2 is not optimal. The granularity of an L1/TEX request to L2 is a 128 byte cache line. That is a consecutive 32 byte sectors per L2 request. However, this kernel only accesses an average of 1.3 sectors out of the possible 4 sectors per cache line. Check the section for uncoalesced stores and try to minimize how many cache lines need to be accessed per memory request.

Memory Chart

Shared Memory

	Instructions	Requests	Wavefronts	% Peak	Bank Conflicts
Shared Load	166,348,800	166,348,800	43.83		0
Shared Load Matrix	0	0	0	0	0
Shared Store	2,937,600	2,937,600	0.77		0
Shared Atomic	0	0	0	0	0
Other			979,198	0.26	0
Total	169,286,400	169,286,400	79,920,979	21.06	0

L1/TEX Cache

	Instructions	Requests	Wavefronts	% Peak	Sectors	Sectors/Req	Hit Rate	Bytes	Sector Misses to L2	% Peak to L2	Returns to SM	% Peak to SM
Local Load	0	0	0	0	0	0	0	0	0	0	0	0
Global Load	2,926,864	2,926,864	4,274,656	1.07	7,750,843	2.65	30.94	246,133,616	3,846,190	1.01	4,265,075	1.13
Surface Load	0	0	0	0	0	0	0	0	0	0	0	0
Texture Load	0	0	0	0	0	0	0	0	0	0	0	0
Global Store	460,800	460,800	607,438	0.17	921,600	2.00	0.18	29,491,200	0	0	0	0
Local Store	0	0	0	0	0	0	0	0	921,600	0.24	-	-
Surface Store	0	0	0	0	0	0	0	0	0	0	-	-
Global Reduction	0	0	0	0	0	0	0	0	0	0	see above	see above
Surface Reduction	0	0	0	0	0	0	0	0	0	0	-	-
Global Atomic Acc	0	0	0	0	0	0	0	0	0	0	see above	see above
Global Atomic Red	0	0	0	0	0	0	0	0	0	0	-	-
Surface Atomic Acc	0	0	0	0	0	0	0	0	0	0	see above	see above
Surface Atomic CAS	0	0	0	0	0	0	0	0	0	0	-	-
LoadOp	2,926,864	2,926,864	4,274,656	1.07	7,750,843	2.65	30.94	246,133,616	3,846,190	1.01	4,265,075	1.13
StoreOp	460,800	460,800	607,438	0.17	921,600	2.00	0.18	29,491,200	921,600	0.24	-	-
Atomic/Reduction	0	0	0	0	0	0	0	0	0	0	0	0
Total	3,387,664	3,387,664	4,751,414	1.25	8,672,443	2.56	45.54	277,414,816	4,767,790	1.26	4,265,075	1.13

L2 Cache

	Requests	Sectors	Sectors/Req	% Peak	Hit Rate	Bytes	Throughput	Device Misses to Device	Sector Misses to System	Sector Misses to Peer
L1/TEX Load	3,156,096	3,846,225	1.22	88.58	53,991,200	9,881,743,419.91	460,800	460,800	0	0
L1/TEX Store	921,584	921,600	1.00	0.02	100	29,491,200	2,351,061,241.42	0	0	0
L1/TEX Atomic ALU	0	0	0	0	0	0	0.00	0	0	0
L1/TEX Atomic CAS	0	0	0	0	0	0	0.00	0	0	0
L1/TEX Reduction	0	0	0	0	0	0	0.00	0	0	0
L1/TEX Total	4,077,680	4,767,825	1.17	90.71	53,991,200	12,232,804,660.33	2,811,861,660.33	460,800	0	0
ECC Total										
DRAM Total	4,077,200	4,774,896	1.18	1.18	46.36	12,260,812,800	12,180,179,783.19	469,817	4	0

Device Memory

	Sectors	% Peak	Bytes	Throughput
Load	460,907	6.49	14,749,024	1,714,844,191.17
Store	419,674	6.41	13,429,568	1,570,428,812.28
Total	880,581	6.45	28,178,592	3,285,273,003.45

Scheduler Statistics

All

Summary of the activities of the schedulers issuing instructions. Each scheduler maintains a pool of warps that it can issue instructions for. The upper bound of warps in the pool (Theoretical Warps) is limited by the launch configuration. On every cycle each scheduler checks the state of the allocated warps in the pool (Active Warps). Active warps that are not stalled (Eligible Warps) are ready to issue their next instruction. From the set of eligible warps the scheduler selects a single warp from which to issue one or more instructions (Issued Warp). On cycles with no eligible warps, the issue slot is skipped and no instruction is issued. Having many skipped issue slots indicates poor latency hiding.

Active Warps Per Scheduler [warp]	7.96	No Eligible [%]	14.04
Eligible Warps Per Scheduler [warp]	1.85	One or More Eligible [%]	85.10

Issue Slot Utilized Every scheduler is capable of issuing one instruction per cycle, but for this kernel each scheduler only issues an instruction every 1.6 cycles. This might leave hardware resources underutilized and may lead to less optimal performance. Out of the maximum of 4 warps per scheduler, this kernel allocates an average of 7.96 active warps per scheduler, but an average of only 1.85 warps were eligible per cycle. Eligible warps are the subset of active warps that are ready to issue their next instruction. Every cycle with no eligible warps results in no instruction being issued and the issue slot remains unused. To increase the number of eligible warps, avoid possible load imbalance due to highly different execution durations per warp. Reducing stalls indicated in the Issue Stall Reasons section can help, too.

Warps Per Scheduler



Warp State Statistics

All

Analysis of the states in which all warps spent cycles during the kernel execution. The warp states describe a warp's readiness or inability to issue its next instruction. The warp cycles per instruction define the latency between two consecutive instructions. The higher the value, the more warp parallelism is required to hide this latency. For each warp state, the chart shows the average number of cycles spent in that state per issued instruction. Stalls are not always impacting the overall performance nor are they completely avoidable. Only focus on stall reasons if the average number of cycles is high and you plan to reduce the time spent in a certain state.

Warp Cycles Per Issued Instruction [cycle]	13.76	Avg. Active Threads Per Warp	31.99
Warp Cycles Per Executed Instruction [cycle]	13.92	Avg. Not Predicated Off Threads Per Warp	31.98

Est. Speedup On average, each warp of this kernel spends 5.1 cycles being stalled waiting for an MIO instruction queue to be not full. This represents about 36.1% of the total average of 13.8 cycles between issuing two instructions. This stall reason is high in cases of utilization of the MIO pipelines, which include special math instructions, dynamic branches, as well as shared memory instructions. When expecting this stall, the code should be profiled in order to find potential bottlenecks.

Warp Stall Check the General Analysis section for the top stall locations in your source based on sampling data. The Warp Profiling Guide provides more details on each stall reason.

Warp State (All Cycles)

Instruction Statistics

All

Statistics of the executed low-level assembly instructions (SASS). The instruction mix provides insight into the types and frequency of the executed instructions. A narrow mix of instruction types implies a dependency on few instruction pipelines, while others remain unused. Using multiple pipelines allows hiding latencies and enables parallel execution. Note that instructions Executed and Executed Instructions are measured differently and can diverge if cycles are spent on system calls.

Executed Instructions [inst]	769,048,594	Avg. Executed Instructions Per Scheduler [inst]	4,273,047.70
Issued Instructions [inst]	830,051,473	Avg. Issued Instructions Per Scheduler [inst]	4,611,396.07

Executed Instruction Mix



NVLink Topology

All

NVLink Topology diagram shows logical NVLink connections with transmit/receive throughput.

The system does not have any NVLink connections.

NVLink Tables

All

Detailed tables with properties for each NVLink.

Logical NVLink Properties

The system does not have any NVLink connections.

Launch Statistics

All

Summary of the configuration used to launch the kernel. The launch configuration defines the size of the kernel grid, the division of the grid into blocks, and the GPU resources needed to execute the kernel. Choosing an efficient launch configuration maximizes device utilization.

Grid Size	57,600	Function Cache Configuration	CachePreferNone
Registers Per Thread [register/thread]	31	Static Shared Memory Per Block [byte/block]	1.54
Block Size	256	Dynamic Shared Memory Per Block [byte/block]	0
Threads [thread]	14,745,600	Driver Shared Memory Per Block [byte/block]	1.02
Waves Per SM	480	Shared Memory Configuration Size [byte]	32.77

Occupancy

All

Occupancy is the ratio of the number of active warps per multiprocessor to the maximum number of possible active warps. Another way to view occupancy is the percentage of the hardware's ability to process warps that is actively in use. Higher occupancy does not always result in higher performance, however, low occupancy always reduces the ability to hide latency, resulting in overall performance degradation. Large discrepancies between the theoretical and the achieved occupancy during execution may indicate variability in the scheduler or workloads.

Theoretical Occupancy [%]	100	Block Limit Registers [block]	8
Theoretical Active Warps per SM [warp]	32	Block Limit Shared Mem [block]	21
Achieved Occupancy [%]	94.93	Block Limit Warps [block]	4
Achieved Active Warps Per SM [warp]	30.35	Block Limit SM [block]	16

Occupancy Limiter This kernel's theoretical occupancy is not impacted by any block limit.

Impact of Varying Register Count Per Thread

Impact of Varying Block Size



Impact of Varying Shared Memory Usage Per Block



Source Counters

All

Source metrics, including branch efficiency and sampled warp stall reasons. Warp Stall Sampling metrics are periodically sampled over the kernel runtime. They indicate when warps were stalled and couldn't be scheduled. See the documentation for a description of all stall reasons. Only focus on stalls if the schedulers fail to issue every cycle.

Branch Instructions [inst]	25,296,418	Branch Efficiency [%]	94.92
Branch Instructions Ratio [%]	0.03	Avg. Divergent Branches	8,256.45

Uncoalesced Global Accesses This kernel has uncoalesced global accesses resulting in a total of 3102.98 excessive sectors (61% of the total 4771884 sectors). Check the L2 Theoretical Sectors Global Excessive table for the primary source locations. The CUDA Programming Guide had additional information on reducing uncoalesced device memory accesses.

L2 Theoretical Sectors Global Excessive

Location	Value	Value (%)
gaussian.cu:21 (0x7ffa7f2ac7d): if statement, filter	1,556,256	
gaussian.cu:21 (0x7ffa7f2ad00): if statement, filter	1,556,256	
gaussian.cu:21 (0x7ffa7f2ad70): if statement, filter	692,928	
gaussian.cu:21 (0x7ffa7f2b7f0): if statement, filter	692,928	

Warp Stall Sampling (All Cycles)

Location	Value	Value (%)
gaussian.cu:21 (0x7ffa7f2ac60): if statement, filter	9,799	
gaussian.cu:21 (0x7ffa7f2ac70): if statement, filter	19,478	
gaussian.cu:21 (0x7ffa7f2ad00): if statement, filter	12,977	
gaussian.cu:21 (0x7ffa7f2ad70): if statement, filter	12,977	
gaussian.cu:21 (0x7ffa7f2b7f0): if statement, filter	9,799	

Warp Stall Sampling (Not Issued Cycles)

Location	Value	Value (%)
gaussian.cu:21 (0x7ffa7f2ac60): if statement, filter	9,799	
gaussian.cu:21 (0x7ffa7f2ac70): if statement, filter	9,555	
gaussian.cu:21 (0x7ffa7f2ad00): if statement, filter	9,555	
gaussian.cu:21 (0x7ffa7f2ad70): if statement, filter	9,555	
gaussian.cu:21 (0x7ffa7f2b7f0): if statement, filter	9,776	

Most Instructions Executed

Location	Value	Value (%)
gaussian.cu:21 (0x7ffa7f2ac70): if statement, filter	4,750,200	
gaussian.cu:21 (0x7ffa7f2ad00): if statement, filter	4,750,200	
gaussian.cu:21 (0x7ffa7f2ad70): if statement, filter	4,750,200	
gaussian.cu:21 (0x7ffa7f2b7f0): if statement, filter	4,750,200	