Name: Thong Thach

SID:862224662

UCR net ID: <u>tthac005@ucr.edu</u>

Session: 022, Thursday 8-10:50

ENGR netID: tthach

#### LAB 4

### 1) Simulation result of example counter:

Chronologic VCS simulator copyright 1991-2022

Contains Synopsys proprietary information.

Compiler version T-2022.06-1; Runtime version T-2022.06-1; Mar 9 10:41 2023

time= 0 ns, clk=0, reset=0, out=xxxx

time= 10 ns, clk=1, reset=0, out=xxxx

time= 11 ns, clk=1, reset=1, out=xxxx

time= 20 ns, clk=0, reset=1, out=xxxx

time= 30 ns, clk=1, reset=1, out=xxxx

time= 31 ns, clk=1, reset=0, out=0000

time= 40 ns, clk=0, reset=0, out=0000

time= 50 ns, clk=1, reset=0, out=0000

time= 51 ns, clk=1, reset=0, out=0001

time= 60 ns, clk=0, reset=0, out=0001

time= 70 ns, clk=1, reset=0, out=0001

time= 71 ns, clk=1, reset=0, out=0010

time= 80 ns, clk=0, reset=0, out=0010

time= 90 ns, clk=1, reset=0, out=0010

time= 91 ns, clk=1, reset=0, out=0011

time= 100 ns, clk=0, reset=0, out=0011

time= 110 ns, clk=1, reset=0, out=0011

time= 111 ns, clk=1, reset=0, out=0100

time= 120 ns, clk=0, reset=0, out=0100

time= 130 ns, clk=1, reset=0, out=0100

time= 131 ns, clk=1, reset=0, out=0101

time= 140 ns, clk=0, reset=0, out=0101

time= 150 ns, clk=1, reset=0, out=0101

time= 151 ns, clk=1, reset=0, out=0110

time= 160 ns, clk=0, reset=0, out=0110

time= 170 ns, clk=1, reset=0, out=0110

All tests completed sucessfully

\$finish called from file "counter tb.v", line 55.

\$finish at simulation time 171.0 ns

VCS Simulation Report

Time: 171000 ps

CPU Time: 0.480 seconds; Data structure size: 0.0Mb

Thu Mar 9 10:41:52 2023

# The result of gate-level for 4-bit full adder,fa\_4bit\_synthesozed.v

Beginning Pass 1 Mapping
Processing 'fa_4bit'
Updating timing information
Information: Updating design information (UID-85)
Information: Design 'fa_4bit' has no optimization constraints set. (OPT-108)
Beginning Implementation Selection
Processing 'fa_4bit_DW01_add_0'
Beginning Mapping Optimizations (Medium effort)
Structuring 'fa_4bit'
Mapping 'fa_4bit'

ELAPSE	D	WORST	NEG	SETU	JP	DESIG	N	
TIME	AREA	SLACI	K C	OST	RU	JLE CO	ST	ENDPOINT
0:00:01	165.9	0.00	0.0	0.0				
0:00:01	165.9	0.00	0.0	0.0				
0:00:01	165.9	0.00	0.0	0.0				
0:00:01	165.9	0.00	0.0	0.0				
0:00:01	165.9	0.00	0.0	0.0				
0:00:01	165.9	0.00	0.0	0.0				
0:00:01	165.9	0.00	0.0	0.0				
0:00:01	165.9	0.00	0.0	0.0				
0:00:01	165.9	0.00	0.0	0.0				
0:00:01	165.9	0.00	0.0	0.0				
0:00:01	165.9	0.00	0.0	0.0				
0:00:01	165.9	0.00	0.0	0.0				

Beginning Delay Optimization Phase

-----

TOTAL

ELAPSED WORST NEG SETUP DESIGN

TIME AREA SLACK COST RULE COST ENDPOINT

0:00:01	165.9	0.00	0.0	0.0
0:00:01	165.9	0.00	0.0	0.0
0:00:01	165.9	0.00	0.0	0.0

Beginning Area-Recovery Phase (cleanup)


-----


TOTAL

	ELAPSE	D	WORST	NEG	SETUP	DESIGN	
	TIME	AREA	SLAC	K CO	OST R	ULE COST	ENDPOINT
-							
	0:00:01	165.9	0.00	0.0	0.0		
	0:00:01	165.9	0.00	0.0	0.0		
	0:00:01	165.9	0.00	0.0	0.0		
	0:00:01	165.9	0.00	0.0	0.0		
	0:00:01	165.9	0.00	0.0	0.0		
	0:00:01	165.9	0.00	0.0	0.0		
	0:00:01	165.9	0.00	0.0	0.0		
	0:00:01	165.9	0.00	0.0	0.0		
	0:00:01	165.9	0.00	0.0	0.0		
	0:00:01	165.9	0.00	0.0	0.0		
	0:00:01	165.9	0.00	0.0	0.0		


Loading db file '/usr/local/synopsys/pdk/SAED90\_EDK/SAED\_EDK90nm\_REF/references/ChipTop/ref/saed90nm\_fr/LM/saed90nm\_typ.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active s
cenarios
Optimization Complete






Final Layout in figure 49 for 4-bit full adder





## For the GCD

# The result of gate-level for GCD unit ,GCDUnit\_synthesized.v





```
Report: timing
    -path full
    -delay max
    -nets
    -max_paths 1
    -transition_time
Design: gcdGCDUnit_rtl
Version: T-2022.03-SP3
Date: Thu Mar 9 09:05:02 2023
************
Operating Conditions: TYPICAL Library: saed90nm typ
Wire Load Model Mode: top
 Startpoint: GCDdpath0/A_reg_reg[9]
       (rising edge-triggered flip-flop clocked by ideal_clock1)
 Endpoint: GCDdpath0/A_reg_reg[14]
      (rising edge-triggered flip-flop clocked by ideal clock1)
 Path Group: ideal_clock1
 Path Type: max
Attributes:
  d - dont_touch
  u - dont use
```

mo - map\_only

so - size\_only

i - ideal\_net or ideal\_network

inf - infeasible path

Point	Fanout Tr	ans Incr Pa	th Attributes			
clock ideal_clock1 (rise edge) 0.00 0.00						
clock network delay (ideal)		0.00	0.00			
GCDdpath0/A_reg_reg[9]/0	CLK (DFFAR	X1) 0.	00 0.00 0.00 r			
GCDdpath0/A_reg_reg[9]/0	Q (DFFARX1)	0.04	0.24 0.24 f			
result_bits_data[9] (net)	4	0.00	0.24 f			
U228/QN (NOR2X0)		0.08 0.05	0.29 r			
n312 (net)	3	0.00 0.29	r			
U139/QN (NOR2X0)		0.05 0.05	0.33 f			
n142 (net)	1	0.00 0.33	f			
U133/QN (NOR2X0)		0.07 0.04	0.38 r			
n321 (net)	3	0.00 0.38	r			
U157/QN (INVX0)		0.03 0.03	0.41 f			
n157 (net)	1	0.00 0.41	f			
U128/QN (NAND2X1)		0.04 0.03	3 0.43 r			
n163 (net)	1	0.00 0.43	r			
U248/QN (NAND2X1)		0.04 0.03	3 0.46 f			
n206 (net)	2	0.00 0.46	f			
U304/QN (INVX0)		0.05 0.04	0.50 r			

n345 (net)	4	0.00	0.50 r			
U314/Q (OA21X1)		0.04	0.09	0.59 r		
n218 (net)	1	0.00	0.59 r			
U315/Q (OA21X1)		0.04	0.09	0.68 r		
n220 (net)	1	0.00	0.68 r			
U317/Q (XNOR2X1)		0.04	0.12	0.80 r		
n221 (net)	1	0.00	0.80 r			
U318/QN (NAND2X0)		0.06	0.04	0.84 f		
n225 (net)	1	0.00	0.84 f			
U322/QN (NAND4X0)		0.07	0.04	0.88 r		
n100 (net)	1	0.00	0.88 r			
GCDdpath0/A_reg_reg[14]/D	(DFFARX1)		0.07	0.00	0.88 r	
data arrival time			0.88			
clock ideal_clock1 (rise edge)			1.00	1.00		
clock network delay (ideal)		(	0.00	1.00		
GCDdpath0/A_reg_reg[14]/CL	K (DFFAR)	X1)		0.00	1.00 r	
library setup time		-0.12	0.88			
data required time			0.88			
data required time			0.88			
data arrival time			-0.88			
slack (MET)			0.00			

# report\_area -nosplit -hierarchy report area -nosplit -hierarchy \*\*\*\*\*\*\*\*\*\*\*\* Report: area Design: gcdGCDUnit\_rtl Version: T-2022.03-SP3 Date: Thu Mar 9 09:06:57 2023 \*\*\*\*\*\*\*\*\*\*\* Library(s) Used: saed90nm typ (File: $/usr/local/synopsys/pdk/SAED90\_EDK/SAED\_EDK90nm\_REF/references/ChipTop/ref/saed$ 90nm\_fr/LM/saed90nm\_typ.db) Number of ports: 54 Number of nets: 382

314

Number of cells:

Number of combinational cells: 280 Number of sequential cells: 34 Number of macros/black boxes: 0 Number of buf/inv: 30 Number of references: 26 Combinational area: 1964.759012 Buf/Inv area: 176.037006 Noncombinational area: 1081.958015 Macro/Black Box area: 0.000000 Net Interconnect area: undefined (No wire load specified) Total cell area: 3046.717027 Total area: undefined Hierarchical area distribution Global cell area Local cell area -----Hierarchical cell Absolute Percent Combi- Noncombi- Black-Total Total national national boxes Design

gcdGCDUnit\_rtl 3046.7170 100.0 1964.7590 1081.9580 0.0000

gcdGCDUnit rtl

Total	1964.7590	1081.9580	0.0000
report_power -nosplit -hierarchy			
*********	******	:**	
Report : power			
-hier			
-analysis_effort low			
Design : gcdGCDUnit_rtl			
Version: T-2022.03-SP3			
Date : Tue Mar 14 22:24:25 2023			
*********	*****	:**	
Library(s) Used:			

saed90nm\_typ (File:

/usr/local/synopsys/pdk/SAED90\_EDK/SAED\_EDK90nm\_REF/references/ChipTop/ref/saed 90nm fr/LM/saed90nm typ.db)

Operating Conditions: TYPICAL Library: saed90nm\_typ

Wire Load Model Mode: top

Global Operating Voltage = 1.2

Power-specific unit information:

Voltage Units = 1V

Capacitance Units = 1.000000pf

Time Units = 1ns

Dynamic Power Units = 1mW (derived from V,C,T units)

Leakage Power Units = 1pW

\_\_\_\_\_

Switch Int Leak Total

Hierarchy Power Power Power %

\_\_\_\_\_

gcdGCDUnit\_rtl 0.122 1.121 9.29e+06 1.252 100.0

1

# report\_reference -nosplit -hierarchy

Report: reference

Design: gcdGCDUnit\_rtl

Version: T-2022.03-SP3

Date : Sun Mar 5 18:20:03 2023

\*\*\*\*\*\*\*\*\*\*\*

### Attributes:

b - black box (unknown)

bo - allows boundary optimization

d - dont\_touch

mo - map\_only

h - hierarchical

n - noncombinational

r - removable

s - synthetic operator

u - contains unmapped logic

Reference	Library Unit Area Count Total Area Attributes
AND2X1	saed90nm_typ 7.445000 4 29.780001
AO21X1	saed90nm_typ 10.138000 1 10.138000
AO222X1	saed90nm_typ 14.746000 16 235.936005
AOINVX2	saed90nm_typ 6.451000 1 6.451000
DFFARX1	saed90nm_typ 32.256001 32 1032.192017 n
DFFX1	saed90nm_typ 24.882999 2 49.765999 n
INVX0	saed90nm_typ 5.530000 28 154.840006
INVX8	saed90nm_typ 14.746000 1 14.746000
ISOLANDX1	saed90nm_typ 7.373000 1 7.373000
ISOLORX1	saed90nm_typ 7.387000 4 29.548000
NAND2X0	saed90nm_typ 5.443000 94 511.641985
NAND2X1	saed90nm_typ 5.501000 4 22.004000
NAND2X2	saed90nm_typ 8.798000 3 26.394001
NAND2X4	saed90nm_typ 14.501000 1 14.501000
NAND3X0	saed90nm_typ 7.373000 2 14.746000
NAND4X0	saed90nm_typ 8.294000 16 132.703995
NOR2X0	saed90nm_typ 5.530000 75 414.750016
NOR2X1	saed90nm_typ 6.005000 2 12.010000
NOR2X2	saed90nm_typ 9.216000 2 18.431999
NOR2X4	saed90nm_typ 14.731000 1 14.731000
OA21X1	saed90nm_typ 9.216000 5 46.079998
OA22X1	saed90nm_typ 11.059000 1 11.059000
OR3X1	saed90nm_typ 9.230000 1 9.230000

OR4X1 saed90nm\_typ 10.152000 2 20.304001

XNOR2X1 saed90nm\_typ 13.824000 8 110.592003

XOR2X1 saed90nm typ 13.824000 7 96.768003

-----

Total 26 references 3046.717027

# Report\_resource -nosplit -hierarchy

Report: resources

Design: gcdGCDUnit rtl

Version: T-2022.03-SP3

Date: Thu Mar 9 09:03:34 2023

\*\*\*\*\*\*\*\*\*\*\*

Resource Report for this hierarchy in file ./gcd dpath.v

\_\_\_\_\_

\_\_\_\_\_


| Cell | Module | Parameters | Contained Operations |


\_\_\_\_\_


 $\mid sub\_x\_2 \qquad \mid DW01\_sub \qquad \mid width=16 \quad \mid GCDdpath0/sub\_45 \; (gcd\_dpath.v:4)$ 

5) |

lt_x_3	DW_cmp	width=16   GCD	dpath0/lt_51 (g	gcd_dpath.v:51	
)					
			=		
Implement	tation Report				
1	0	Current   Set			
Cell	Module	Implementation	Implementa	ation	
			=======================================	<del></del>	
sub_x_2	DW01_s	ub   pparch (area	,speed)	I	
lt_x_3	DW_cmp	pparch (area,s	peed)	I	
			=======================================	<del></del>	







### The issue

This lab is pretty straightforward, and I believe this lab is the least amount of issues that I ran into compared to others labs. The only small minor issue I ran into was the setup for the library. First I was confused about the interface the setup, and the setup for the LTU. However, after reading the lab manual for the second time, I understood more about the interface. The second minor issue I ran into was the GCD setup, I couldn't able to run the report somehow because I forgot to download the Verilog file for the GCD. I believe that's all the issues I encountered in this lab.