(A) test_3bitparallelreg.dat (active)

CLK:OUT
CLR:OUT
IN0:OUT
IN1:OUT
IN2:OUT
D0
D1
D2

0s        2ms        4ms        6ms        8ms        10ms

Time