

# Embedded Systems and Advanced Computing

ENCE464

Andy Ming /  Quelldateien


## Table of contents

<b>How to work code</b>	<b>2</b>	
Feature Branches . . . . .	2	
Clean Code . . . . .	2	
Reveal Intent . . . . .	2	
Don't Repeat Yourself (DRY) . . . . .	2	
Consistent Abstraction . . . . .	2	
Encapsulation . . . . .	2	
Comments . . . . .	3	
Code Reviews . . . . .	3	
SOLID . . . . .	3	
Single Responsibility Principle (SRP) . . . . .	3	
Open-Closed Principle (OCP) . . . . .	3	
Liskov Substitution Principle (LSP) . . . . .	3	
Interface Segregation Principle (ISP) . . . . .	3	
Dependency Inversion Principle (DIP) . . . . .	3	
SOLID Models for C . . . . .	3	
Single Instance Model . . . . .	4	
Multiple Instance Model . . . . .	4	
Dynamic Interface . . . . .	4	
Pre-Type Dynamic Interface . . . . .	4	
Design Patterns . . . . .	4	
Adapter Pattern . . . . .	4	
State Pattern . . . . .	4	
Command Pattern . . . . .	4	
Legacy / Vererb / Veralteter Code . . . . .	5	
Designing with Models . . . . .	5	
Event Driven State Machine . . . . .	5	
Time Driven State Machine . . . . .	5	
Use modelling languages . . . . .	5	
<b>Embedded Software Design</b>	<b>6</b>	
Architecture . . . . .	6	
Layered . . . . .	6	
Ports-and-Adapters (or Hexagonal) . . . . .	7	
Pipes-and-Filters . . . . .	7	
Microkernel . . . . .	7	
RTOS . . . . .	7	
Tasks . . . . .	8	
Concurrency / Gleichzeitigkeit . . . . .	9	
Resources . . . . .	11	
Choose . . . . .	11	
Change . . . . .	12	
Performance . . . . .	13	
Preemptive Debugging . . . . .	13	
Static Analysis . . . . .	13	
Security . . . . .	13	
Security failures are often design failures . . . . .	13	
Evaluate Threads . . . . .	14	
Follow "secure" coding standards . . . . .	14	
Use static analysis to find problems . . . . .	14	
Consider exceptional CHILDREN . . . . .	14	
<b>Testing</b>	<b>14</b>	
Unit Test . . . . .	14	
Unit Test with Collaborators . . . . .	15	
Test Doubles . . . . .	15	
Continuous Integration . . . . .	15	
Higher Level Testing . . . . .	15	
Automated Acceptance Testing . . . . .	15	
Automated System Tests . . . . .	15	
Manual Testing . . . . .	15	
Test Driven Design TDD . . . . .	15	
<b>Computer History</b>	<b>16</b>	
Moor's Speculation . . . . .	16	
Early History of Digital Computers . . . . .	16	
<b>Fundamentals of Microprocessors and Architectures</b>	<b>16</b>	
Microprocessor architectures . . . . .	16	
<b>SISD</b> - Single Instruction / Single Data . . . . .	16	
<b>SIMD</b> - Single Instruction / Multiple Data . . . . .	17	
<b>MIMD</b> - Multiple Instruction / Multiple Data . . . . .	17	
Accessing Program Memory on AVR . . . . .	17	
Instruction Set Architectures (ISA) . . . . .	17	
Register Transfer Language (RTL) . . . . .	18	
Stack ISA . . . . .	18	
Accumulator ISA . . . . .	18	
General Purpose Register . . . . .	18	
Instruction encoding . . . . .	18	
Binary ALU Instruction Encoding . . . . .	19	
CISC to RISC . . . . .	19	
Computer Performance Measures . . . . .	19	
Amdahl's Rule . . . . .	19	
<b>Pipeline and Parallelism</b>	<b>20</b>	
Computer pipelining . . . . .	20	
Pipeline Hazards . . . . .	20	
Resource Hazards . . . . .	20	
Data Hazards . . . . .	20	
Resource and Data hazard avoidance . . . . .	20	
Control Hazards . . . . .	20	
Instruction level parallelism . . . . .	21	
VLIW Processor . . . . .	21	
Superscalar Processor . . . . .	21	
Multithreading CPU . . . . .	22	
<b>Memory Systems and Optimization</b>	<b>22</b>	
Cache memory systems . . . . .	22	
Average Memory Access Time . . . . .	22	
Cache Locality . . . . .	23	
Cache architectures . . . . .	23	
Look Aside . . . . .	23	
Look Through . . . . .	23	
Multicore Cache Architecture . . . . .	23	
Cache Coherence . . . . .	23	
Cache Organisation . . . . .	24	
Virtual memory systems . . . . .	24	
Virtual memory systems II . . . . .	24	


Profiling . . . . .	24
Optimisation . . . . .	24
Optimisation II . . . . .	24
<b>Advanced Topics and Future Technologies</b>	<b>24</b>
Computer exploits . . . . .	24
Instruction set architecture problems . . . . .	24
The ARM Cortex A-15 . . . . .	24
Quantum computing . . . . .	24
Quantum computers (superposition) . . . . .	24
Quantum computers (entanglement) . . . . .	24

## How to work code

Remember that software engineering is 50-70% maintenance. Because modern machines heavily rely on microcontrollers there is great demand.




Software engineering has many different aspects (the dark blue ones are focused on here), find out more [here](#).



## Feature Branches

To implement different features, use a branch per feature, this guarantees that the main is always in working condition.



### ! Branching Rules

- Feature branches are **temporary** branches for new features, improvements, bug fixes or refactorings.
- Don't push directly to **master/main**.

- Each feature branch is owned by **one** developer.
- Only do merge requests on **complete** changes i.e. don't break main.
- Thoroughly test your change prior to **starting** AND prior to **completing** a merge request.
- Use your commit messages to tell the **story** of your development process.

To minimise integration issues:

- A feature branch should only hold a small increment of change
- If main is updated during feature development, merge the new main into your feature branch **locally, before** making a merge request

## Clean Code

### ⚠ Smells of Bad Code

- *Rigidity*: Changing a single behaviour requires changes in many places
- *Fragility*: Changing a single behaviour causes malfunctions in unconnected parts
- *Inseparability*: Code can't be reused elsewhere
- *Unreadability*: Original intent can't be derived from code

## Reveal Intent

```
// BAD
uint16_t adcAv; // Average Altitude ADC counts
// GOOD
uint16_t averageAltitudeAdc;
```

## Don't Repeat Yourself (DRY)

Avoid duplicate code → Put it into a function. Can you put it in a function? Then you should!

## Consistent Abstraction

**High-Level** ideas shouldn't get lost in **Low-Level** operations.

```
// Bad Example
deviceState.newGoal = readADC() * POT_SCALE_COEFF;
// low-level
deviceState.newGoal = (deviceState.newGoal /
STEP_GOAL_ROUNDING)*STEP_GOAL_ROUNDING; // high-level
```

## Encapsulation

- *Hide* as much as possible
- *Public Interface*: Header File, only declare what other modules need to know
- *Private / Inner Workings*: Source File
- *Avoid* global variables → Use *getter & setter*


## Comments

More comments  $\neq$  better quality. Use comments only to:

1. Reveal intent after you tried everything else
2. Document public APIs - sometimes


## Code Reviews

Use merge requests, label feedback as *bug*, *code*, *quality*, *preference*.




## SOLID

How to make designs **flexible**, as requirements change all the time (Agile).



SOLID is all about **managing dependencies**.



## Single Responsibility Principle (SRP)

"A module should only have a single responsibility. It should only have one reason to change"

Instead of `ADC_read` which handles the ADC reading, averaging and the setting of the new goal, we break it up into a module `ADC_HAL` which handles the ADC reading and averaging and the module `new_goal_reader` which just handles the setting of the new goal.

- A module does **one thing** and does it **well**
- Use good names, reveal intent
- Don't access numerous data structures and globals

## Open-Closed Principle (OCP)

"Software entities (modules, functions) should be **open to extension, but closed for modification**"

The `new_goal_reader` doesn't have to be modified in case of a hardware change. But its functionality can be extended through swapping out the HAL implementation.

- Changes through adding code instead of modifying
- aka USB standard: Plug-n-Play, no hardware change needed
- OOP use "interface" or "abstract class"
- C use "header files" or "function pointers"

## Liskov Substitution Principle (LSP)

"Subtypes should be substitutable with their base types"

TIVA ADC HAL is perfectly substitutable with its base type of the ADC HAL interface.

## Interface Segregation Principle (ISP)

"Clients should not be forced to depend on functions that they do not use"

The interface ADC HAL is defined on the needs of `new_goal_reader` (the client). Don't show unneeded functions.

- Write "small" interfaces
- Allows to limit dependencies

## Dependency Inversion Principle (DIP)

"High-level modules should not depend upon low-level modules. Both should depend on abstraction"

The interface ADC HAL is the abstraction and both, `new_goal_reader` and TIVA ADC HAL, are implementing this. `new_goal_reader` doesn't know (and care) which implementation is called.

In OOP this is called **Polymorphism**.


## SOLID Models for C

💡 How much design is enough?

- Use simplest flexible design for today's requirements
- Changing requirements  $\rightarrow$  Change **Design**
- Tests ensure functionality is retained

## Single Instance Model

- HAL function names same as Interface
- Linker binds interface & implementation
- Choice defined in **CMake**
- **Single instance, Static binding**



## Multiple Instance Model


- Create multiple instances
- Use abstract data type (ADT) → object definitions and details are **encapsulated**
- Public functions to operate on the abstract data type  $f(0, x)$
- **Multiple instance, Static binding**

```

// In header file
typedef struct circBuf circBuf_t;

// In source file
struct circBuf {
    uint32_t size;
    uint32_t windex;
    uint32_t rindex;
    int32_t *data;
}
  
```

## Dynamic Interface



- Configuration determined in runtime
- Interface is a *public struct of function pointers*
- **Single instance, Dynamic binding**

## Pre-Type Dynamic Interface

- Support any number & combination of drivers
- Each type has its own constructor
- Objects cast to abstract interface
- Have a array of abstract instances
- **Multiple instance, Dynamic binding**

## Design Patterns

23 patterns introduced by the **Gang of Four (GoF)**, for **Dependency Management**. There are 3 types:

- **Creational**: Create instances of objects
- **Structural**: Set communication pathways
- **Behavioural**: Distribute responsibilities


Purpose			
Scope	Class		
Object	Creational	Structural	Behavioral
	Abstract Factory (87) Builder (97) Prototype (117) Singleton (127)	Adapter (object) (139) Bridge (151) Composite (163) Decorator (175) Facade (185) Flyweight (195) Proxy (207)	Interpreter (243) Template Method (325)  Chain of Responsibility (223) Command (233) Iterator (257) Mediator (273) Memento (283) Observer (293) <b>State (305)</b> Strategy (315) Visitor (331)

### Recommendations

- Don't overcomplicate, design for todays requirements
- Use pattern if beneficial, maybe simple code is sufficient
- Customise patterns to application


## Adapter Pattern

- What: Wrap adapter around another module to give it a more desirable interface
- Hiding ugly interfaces of a 3rd-party service
- Hiding data conversions
- Make incompatible modules compatible
- Fulfils SRP, ISP, LSP



## State Pattern


- What: Module will behave differently depending on internal states
- Allows implementation of FSM without several lengthy conditional statements
- State is saved in the private `currentState` variable
- There is a module implementation per state
- The client initialises the context with a state
- Fulfils SRP, OCP



## Command Pattern

- What: Turns request into a stand-alone object
- Invoker calls receiver through command object
- Client attaches invoker with its commands

- Multiple things can execute one command
- Command is placed in queue until receiver is ready
- Triggers can invoke series of commands
- Fulfils SRP, OCP



## Legacy / Vererbte / Veralteter Code .....

If handled bad quality (no tests, no encapsulation, no good practices, ...) and you have to add features you can either (1) *add to the mess by hacking in new features* or (2) *rewrite code from scratch*.

The issues are (1) will *reduce productivity* and it's *easy to introduce bugs* but (2) is very *time consuming*, it's *difficult to maintain two versions* (there might still be old versions in the field which have to be maintained) and there will be a *new set of bugs* to deal with.

So we try to refactor until it's easy to make changes. To preserve functionality we iterate *in small increments* with **Trageted Tests** (*allows changes and new features to happen at the same time*):


1. **Write tests** of the code you need to change
2. **Test drive** changes to legacy code
3. **Test drive** new code
4. **Refactor** tested area

Also add **Characterisation Tests** where understanding is required.  
*Tests are a living documentation.*

To make sure *key functionality* isn't altered, add **Strategic Tests**. (e.g. control algorithm, safety-critical error detection, ...)


### i Putting Code Under Test

1. Identify areas of code to test (targeted, characterisation, strategic)
2. Find test points (function calls, global variables → encapsulate ASAP, serial)
3. Break dependencies (Solitary tests)



## Designing with Models .....

### Event Driven State Machine



With a model there are already some flaws which arise. For example: What happens if the door is closing and a valid card is wiped?

### Programm Execution:

- State: PC + Variable Values
- Transitions: Instructions

### Time Driven State Machine

PID-Controllers are state machines with "near infinite" states

```

errorInt += error;
errorDeriv = error - lastError;
commandSignal = (Kp*error +
                  Ki*errorInt +
                  Kd*errorDeriv);
  
```

"States"

### Use modelling languages

The following example is written in **PLUSCAL**

```

Light == {UNLIT, RED, GREEN, AMBER}
Direction == {NS, EW}

variables
  state = [dir \in Direction |-> UNLIT];

process Lights \in Direction
begin
  Cycle:
    either await state[self] = RED;
    
```

```

        state[self] := GREEN;
or await state[self] = GREEN;
        state[self] := AMBER;
or await state[self] = AMBER;
        state[self] := RED;
end either;
goto Cycle;
end process;

// Define a Requirement
define
    Safe =/ ~(state[NS] = GREEN / state[EW] = GREEN)
end define;

```

The model can be checked and we can verify if the requirement is met or not. Add to the model until it meets all requirements



## Embedded Software Design

### Architecture

Architecture are “important” structures, every structure is important for a specific part of the software. There are several different structures in embedded software systems.

#### Architecture Goals

- *Understandability* - In Development & Maintenance
- *Modifiability* - Through “best practices”
- *Performance* - Reduce Overheads

Other possible requirements: Portability, Testability, Maintainability, Scalability, Robustness, Availability, Safety, Security

**Static Structures:** Conceptual abstraction a developer works with

Structure	Elements	Relationships
Decomposition	Modules, functions	Submodule of
Dependency	Modules	Depends on
Class	Classes	Inheritance, association


**Dynamic Structures:** Relationships that exist in executing software

Structure	Elements	Relationships
Collaboration	Components	Connections
Data-flow	Processes, stores	Flows of data
Task	Tasks, objects	Interactions

**Allocation Structures:** Assignment of software elements to external things

Structure	Elements	Relationships
Memory Map	Data, addresses	Allocated to
Implementation	Modules, files	Allocated to
Deployment	Software, hardware	Allocated to

Patterns are always a combination of tactics, depending on what you’re trying to achieve.



### ! Trade-Offs

Quality attributes can conflict with each other. For example:

Quality	Often trades with	Notes
Modifiability	Time performance	Modifiability often requires indirection, which introduces overheads. Removing indirection makes modifications more difficult.
Testability	Time performance	Testability, like modifiability, often requires indirection, which introduces overheads.
Execution speed (performance)	Memory (resource use)	The classic trade-off in software design. Reduce computation time by using more memory, or vice versa.
Responsiveness (performance)	Power (resource use)	Responding quickly may involve avoiding the latency involved in waking from sleep.
Determinism	Responsiveness (performance)	Ensuring deterministic timing of actions may involve polling instead of responding to events as they happen.

### i Keep Record of Decisions


To keep record of decisions and to not lose the overview use tools like:

- *Architecture Haikus:* A onepager overview of your document [see here or in the appendix folder](#).
- *Architecture Decision Records:* A incremental document to record decisions on the go [either in a tool or a markdown file](#).

### Layered

Each layer is providing services to the above layer through well-defined interfaces. Each layer can only interact with the layer directly above or below.


Supports portability and modifiability by allowing internal changes to be made inside a layer without impacting other layers, and isolating changes in layer-to-layer interfaces from more distant layers.



## Ports-and-Adapters (or Hexagonal)


Introduces a single core logic which communicates through abstraction interfaces (**Ports**) to different modules. The **Adapters** map the external interactions to the standard interface of the port.

Supports portability and testability by making the inputs to the ports independent of any specific source, and supports modifiability by creating a loose coupling between components.



## Pipes-and-Filters

Supports modifiability through loose coupling between components, and performance by introducing opportunities for parallel execution.




## Microkernel

RTOS is a implementation of a Microkernel Architecture. The **Microkernel** includes a set of common core services. Specific


services (**Tasks**) can be plugged into the kernel.

Supports modifiability and portability.



## Tasks for Priority and Modularity


- + Control Priority
- + Control Response Time
- + Modularity
- Concurrency Issues
- Overhead (Scheduler)
- Starvation (Task gets no CPU time)



Use **just enough** tasks.


## RTOS

To improve **Performance** we introduce **Concurrency** (Run tasks in parallel).



Preemptive approach: *Separation of concerns, Scalability, State is Managed*.

Do the **right thing** at the **right time W**



## i RTOS vs. Desktop OS


- Desktop OSs don't try to achieve *hard* real-time performance

- In a Desktop OS, programs can be loaded in runtime
- RTOS is compiled as part of the application, to add a new “program” the application has to be recompiled

## Tasks

```
xTaskCreate(
    BlinkTask,      // Function that defines task
    "Blink Task",   // Task name (used in debugging)
    STACK_SIZE,     // No. of 4-byte words for stack
    NULL,           // Optional pointer to task argument
    PRIORITY,       // Higher number = higher priority
    NULL);          // Optional pointer to task handle
```

Taskswitches happen at *scheduling points* which occur when a **task is blocked**, **interrupt causes a task, priority change, higher priority task gets ready** or **system tick interrupt**.



### Stack Size

! Stack Size Value

The stack size value passed in `xTaskCreate` is measured in **4-Byte** words.

Set high margins, something like **300%**

- Minimal: `configMINIMAL_STACK_SIZE`
- Maximal: Device **RAM**
- Actually: Analyse
  - Dynamic: Set something and see if it works / use `uxTaskGetStackHighWaterMark` to measure
  - Static: Use tools (e.g. GCC -fstack-usage) to attempt reading on how much stack is needed per function

**Priority** Task priority has a strong influence on when a task is run and thus on the overall behaviours of the application.

### Assign priority based on importance

1. Separate tasks into “critical” (hard deadline) and “non-critical” (soft deadline)
2. Assign low priority to non-critical tasks
3. To be sure about critical tasks meeting their deadlines, apply scheduling theory

### Assign non-critical tasks to low priorities

1. Either apply the same priority for all non-critical tasks
2. Or prioritise by *importance*, which depends on
  - a. Shortness of Deadline

- b. Frequency of Execution
- c. Need for Precessor time

### Assign critical tasks deadline monotonic priorities

Apply priority based on the size of its deadline.

1. Highest  $\leftarrow$  shortest deadline
2. Lowest  $\leftarrow$  longest deadline

### Deadline / Rate Monotonic Priorities

Deadlines  $D_i$  and Period  $T_i$  for each task  $i$

**Deadline Monotonic:**  $D_i \leq T_i$

**Rate Monotonic:**  $D_i = T_i$

Furthermore, following assumptions are made:

- Fixed-priority preemptive scheduling
- Hard-Deadline tasks are either:
  - *Periodic* (fixed interval)
  - *Sporadic* (known minimum time between triggering events)

**Check Schedulability of Critical Tasks** To check if deadlines can be met (schedulable) we calculate the **response time upper bound**  $R_i^{ub}$  for each task  $i$ . This has to be less than the task deadline  $D_i$

$$R_i^{ub} \leq D_i$$

The tasks are ordered after priority from  $i = 1$  (highest priority) and so on. Then Calculate the upper bound for every task through

$$R_i^{ub} = \frac{C_i + \sum_{j=1}^{i-1} C_j(1 - U_j)}{1 - \sum_{j=1}^{i-1} U_j}$$

$C_i$  worst case execution time (WCET)

$U_i$  utilisation  $U_i = \frac{C_i}{T_i}$

$T_i$  task period

Thus  $R_1^{ub} = C_1$  and each lower priority task has a response time that depends on the utilisation of the tasks above it.

### Response Time Upper Bound

- If task  $R_i^{ub} \leq D_i$  checks, task is practically schedulable
- If task fails test, there is still chance for it to work, as there've been many assumptions
- Response times tests don't account for task interactions and os overhead
- Tests depend on some kind of worst case execution time per task

Task	i	Deadline	Period	WCET	U
A	1	1 ms	10 ms	0.5 ms	0.05
B	2	4 ms	30 ms	3 ms	0.1
C	3	7 ms	25 ms	4 ms	0.16

The response time upper bounds for each task are

$$R_1^{ub} = C_1 = 0.5 \text{ ms}$$

$$R_2^{ub} = \frac{C_2 + C_1(1 - U_1)}{1 - U_1} = 3.66 \text{ ms}$$

$$R_3^{ub} = \frac{C_3 + C_1(1 - U_1) + C_2(1 - U_2)}{1 - (U_1 + U_2)} = 8.44 \text{ ms}$$

Comparing  $R^{ub}$  to the deadline:

Task	i	Deadline	$R^{ub}$
A	1	1 ms	0.5 ms
B	2	4 ms	3.66 ms
C	3	7 ms	8.44 ms

- Task A is schedulable ( $R_1^{ub} < D_1$ )
- Task B is schedulable ( $R_2^{ub} < D_2$ )
- Task C is not schedulable according to this test ( $R_3^{ub} > D_3$ )

**Estimating WCET** To estimate **Worst Case Execution Time**, there are two basic approaches

#### Static Analysis (Analysis of the source code)

- Relies on good processor model
- Good for simple code & MCU
- Difficult for complex code & MCU

#### Dynamic analysis (Measurement at runtime)

- Common in industry
- Must be able to exercise worst-case path
- Simple: Toggle GPIO

## Concurrency / Gleichzeitigkeit

Tasks "logically happen" at the same time, either physically (multi-core) or through context switches (single-core). This should improve **Responsiveness**.




Figure 0.1: Tasks of different priority in a preemptive RTOS

- **Cooperative** multi-tasking: Tasks determine whether they give control back or not
- **Preemptive** multi-tasking: A scheduler takes control of what task gets how much time and also pulls tasks from executing

#### Important Properties


**Safety:** Nothing bad ever happens

**Liveness:** Something useful eventually happens

**Responsiveness:** Eventually is a reasonable amount of time

- + Simple
- No priorities
- Worst case response = sum of all task times
- Scheduling can be deterministic, but task periods must be harmonic
- Must manually manage state of long-running tasks
- Any change may alter response times

#### Preemptive: Fore-/Background



- + Prioritise tasks
- + Separation of tasks and scheduling eases change
- Worst case response = interrupt time + longest task time
- Time-triggered scheduling deterministic, task harmonic
- Complex task handling / 3rd-party microkernel
- Race conditions for interrupts
- Manual managing of long-running tasks

**Preemptive: RTOS Implementation** Each task is written as if it is a *single main loop*.

```

// Main Setup
#include <FreeRTOS.h>
#include <task.h>
void main() {
    xTaskCreate(BlinkTask, "BlinkA", STACK_SIZE, NULL,
    → BLINK_PRIO, NULL);
    xTaskCreate(BlinkTask, "BlinkB", STACK_SIZE, NULL,
    → BLINK_PRIO, NULL);
    vTaskStartScheduler();
}

// The Task
void BlinkTask(void* pvParameters) {
    while(true) {
        ledInvert();
        vTaskDelay(pdMS_TO_TICKS(500));
    }
}

```


- + Prioritise tasks and responses
- + Separation of tasks and scheduling eases change
- + Long-running tasks are scheduler managed
- + Scheduling is flexible
- + Useful features (timing-services, protocol stacks, multi-processors,...)
- Worst-case response = interrupt time + scheduler context switch
- Depending on 3rd-party microkernel
- Must manage raceconditions on resources

## Cooperative Round-Robin

- OS overhead costs resources

### ⚠️ Concurrency Issues

**Race Condition:** Outcome depends on timing → Occur when task modify **shared data**



**Containment:** Keep data within a task

**Immutability:** Use unchanging data

**Atomic Data:** Only share data which can be changed atomically

**Critical Section:** Section of code must execute *atomically* (in one run)

**Synchronisation:** Concurrency Control

```
// counter_manipulator.c
static SemaphoreHandle_t mutex;
static int32_t counter = 0;

void counterAdd(int32_t value) {
    xSemaphoreTake(mutex, portMAX_DELAY);
    counter = counter + value;
    xSemaphoreGive(mutex);
}

int32_t counterGetValue() {
    xSemaphoreTake(mutex, portMAX_DELAY);
    int32_t local = counter;
    xSemaphoreGive(mutex);
    return local;
}

// counter_task.c
void CounterTask(void* pvParameters) {
    for (int32_t i = 0; i < 100; i++) {
        counterAdd(1);
    }
    int32_t final = counterGetValue();
    printf("%d, final");
    vTaskSuspend(NULL);
}
```

**Mutex (Mutual Exclusion)** Only one task can take / lock the mutex at a time. Other task trying to acquire the mutex are blocked until the mutex is released. A mutex can only be **released** by the task that **acquired** it.

If two or more tasks **share a resource**, use a mutex for protection.

```
#include <semphr.h>
SemaphoreHandle_t mutex = xSemaphoreCreateMutex();
...
// in a task
for (int32_t i = 0; i < 1000000; i++) {
    xSemaphoreTake(mutex, portMAX_DELAY);
    counter = counter + 1;
    xSemaphoreGive(mutex);
}
```

**Semaphore** A semaphore can be **given** by *any task*. To receive and wait for a signal use `xSemaphoreTake(...)`.

If two or more tasks need to **coordinate actions**, use a semaphore to send signals.

```
SemaphoreHandle_t signal = xSemaphoreCreateBinary();
void TaskA(void* pvParameters) {
    for (;;) {
        printf("Ready!");
        xSemaphoreGive(signal);
        vTaskSuspend(NULL);
    }
}
void TaskB(void* pvParameters) {
    for (;;) {
        xSemaphoreTake(signal, portMAX_DELAY);
        printf("Go!");
        vTaskSuspend(NULL);
    }
}
```

**Task Notification** Task notifications are FreeRTOS specific and offer a *light weight* alternative to a semaphore.

**Queues** Used to send data from one task to the other. Data is written to a queue **as copy**.

```
// create queue
#include <queue.h>
```

### ℹ️ Encapsulate Synchronization

- Avoid scattering mutexes around the code
- Prevent client tasks of accessing mutexes directly
- Ensure only a single mutex is hold at a time

```


QueueHandle_t msgQueue = xQueueCreate(QUEUE_SIZE,
    sizeof(msg_t));

// send a message
xQueueSend(msgQueue, &toSend, 0);


// receive a message
xQueueReceive(msgQueue, &received, portMAX_DELAY);

```

xQueueReceive(..., portMAX\_DELAY) is blocking until something is put into the queue. The time can be adjusted by the last argument, usually portMAX\_DELAY, veeeery long.



## Deadlock




We can also design tasks to only block in one place and thus deadlocks are less likely

```

void Task(void* pvParameters) {
    for (;;) {
        xQueueReceive(...); // single block
        switch (received.msgType) {
            case MSG_A: // Handle A events
            case MSG_B: // Handle B events
            case TIMER_1: // Handle timer
            case default: // Assert?
        }
    }
}

```

Or use a structure which prevents deadlocks generally



Use a **Pipeline** to minimise circular dependencies and a **Client-Server** structure to restrict the directionality of connections.


## Resources

### Ausgangslage TIVA

32KB RAM, 256KB ROM, Low-Power  
FreeRTOS needs: 5-10KB ROM, RAM: 236bytes (scheduler), 76bytes + storage size (queue), 60 bytes + stack size (task)

**⚠️** Premature optimization is the root of all evil.

Don't optimize before you know your constraints.



## Choose

### Get the memory map

```

set(CMAKE_EXE_LINKER_FLAGS) {
    ...
    -Xlinker
    -Map=${CMAKE_CURRENT_BINARY_DIR}/%
    ...
}

// output
...
.text 0x00000470 0x280 accl_manager.c.obj
0x00000470 acclInit
0x00000488 acclProcess
...

```

The distance between two functions equals their size (mostly).

### Use objdump -d to disassemble executable

```
00000798 <readADC>:
798:    b580      push   {r7, lr}
79a:    b682      sub    sp, #8
79c:    af00      add    r7, sp, #0
79e:    2300      movs   r3, #0
7a0:    607b      str    r3, [r7, #4]
7a2:    2300      movs   r3, #0
7a4:    807b      strh   r3, [r7, #2]
7a6:    2300      movs   r3, #0
7a8:    807b      strh   r3, [r7, #2]
7aa:    /-- e00c  b.n    7c6
7ac:    /--|> 4b0c ldr    r3, [pc, #48]
7ae:    | | 681b ldr    r3, [r3, #0]
7b0:    | | 4618 mov    r0, r3
7b2:    | | f000 fa67 bl    c84 <readCircBuf>
7b6:    | | 4603 mov    r3, r0
```


## Profiling

- Use GPIO and oscilloscope to profile how long certain parts of a function run
- Use a DIY sampling profiler


```
(gdb) continue Continuing.
^C Program received signal SIGINT, Interrupt.
→ prvIdleTask (pvParameters=0x0
→ <vPortValidateInterruptPriority>
at FreeRTOS/Source/tasks.c:3487
3487          vApplicationIdleHook();
```

## Change

**Flyweight pattern** Task refers to same immutable data over and over again



**Memory Pool pattern** Prebuilt datapool for mutable data → Control over size




## Compiler and Linker help


```
// Optimize for size
gcc -Os <your file>.c
// Use link-time optimizations
gcc -flto
// Use linker to remove unused code and data
gcc -ffunction-sections -fdata-sections
Link with --gc-sections
// Optimize for speed
```

```
gcc -O2 <your file>.c
gcc -O3 <your file>.c
```

## Use better algorithms



## Write better algorithms



## Cache Data

```
...
int degrees = 2*PI*freq*time;
output = amplitude*sin((float)degrees);
...
```

```
static float sinLookup[360] = {
    0.0, 0.017, 0.034, ...
};

...
int degrees = (2*PI*freq*time) % 360;
output = amplitude*sinLookup[degrees];
...
```

## More

- Minimize data passing by **passing by reference**
- **Datacompression** with Differencing (store difference of two values in sequence), or Run length encoding
- Task notifications instead of queues
- Limit scope of local variables
- **Reduce Overhead** through removing layers

Engineering in the face of uncertainty:

1. Use margins (e.g. RAM 200%-300%)
2. Estimate early
3. Check often

## Performance

### Preemptive Debugging

**When** your function runs

Post-Condition: ← Assert this      ↓ Ensure

**Then** something happens

Pre-Condition: ← Arrange this

**Given** a state and **input**

↳ Require / Assume

```
float squareRoot(float x) {
    // Require:
    // Failure equals happened before function gets
    // called
    assert(x >= 0);
    y = ... ;
    // Ensure:
    // Failure equals error in this function
    assert((y*y) == x);
    return y;
}
```

With FreeRTOS configAssert( x ) can be called. The behaviour is user dependent (standard while(true); → Fail-Safe).

```
/* Custom implementation */
void vAssertCalled( const char * pcFile, unsigned long
→ ulLine ) {
(void)pcFile; // unused
(void)ulLine; // unused
while (true); // LED, EEPROM, ...
}
```

### Don't Repeat Yourself - DRY

```
ASSUME("event in set of handled events")
switch (event) {
    case ev1: handleEv1(); break;
    case ev2: handleEv2(); break;
    case ev3: handleEv3(); break;
}
switch (event) {
    case ev1: handleEv1(); break;
    case ev2: handleEv2(); break;
    case ev3: handleEv3(); break;
    default:
        // Should never get here
        ASSERT(false);
}
```



**⚠ Don't do this**

```
ASSERT(kbPress != 'j');
```

Avoid asserting **expected errors** → Handle directly in code

```
ASSERT(i++ < 5);
```

Avoid **Sideeffects**

## Static Analysis


Happens at **compile-time**:

```
_Static_assert(BLINK_STACK_SIZE >
    configMINIMAL_STACK_SIZE, "Stack size too small");
```

Use a framework like [Frama-C](#):

```
/*
    requires y > 0
    ensures \result > y
*/
int makeLarger(int y) {
    int x = y*2;
    return x;
}
```

## Security



**i** C is not a “safe” language

Array overflow is not prevented, you could access the **state** variable in the following example:

### Code

```
uint32_t inputBuffer[128];
uint8_t state;
```


### Memory map

.bss	0x000009040	...
	0x000009040	inputBuffer
	0x000009240	state

## Security failures are often design failures

Use the checklist **STRIDE** and design a architecture to avoid running into problems

- Spoofing
- Tampering
- Repudiation
- Information Disclosure
- Denial of Service
- Elevation of Privilege



## Evaluate Threads

This is time consuming → **in Projektmanagement beachten**

<https://emb3d.mitre.org/>

Element	Interaction	Threat	Mitigation
Fitness Monitor	Transmit data to app	Tamper with data in transmit	Cryptographically sign data
	Transmit data to app and website	Information disclosure	End-to-end encryption of data
...	...	...	...
Mobile App	Poll FM for data	Spoofing of FM packets	Explicitly paired Bluetooth connection
...	...	...	...

## Follow “secure” coding standards

<https://securecoding.cert.org/>

EXP12-C. Do not ignore values returned by functions

EXP19-C. Use braces for the body of an if, for, or while statement

CON35-C. Avoid deadlock by locking in a predefined order

CON43-C. Do not allow data races in multithreaded code

CON01-C. Acquire and release synchronization primitives in the same module, at the same level of abstraction

## Use static analysis to find problems

```
// Turn on all warnings
gcc -Wall -Wextra <your file>.c
// Use static analyzer
gcc -fuzzer <your file>.c
```

## Consider exceptional CHILDREN

- Computation
- Hardware
  - Transient Faults
  - Memory Corruption
- I/O
  - Running out of file space?
- Library
  - Handle error returns
- Data input
  - Buffer input overflows
  - More / Less data than expected
- Races and deadlocks
- External user
  - Wrong, Late, Other input
- Null pointer and memory

## Testing

Testing is for **Finding Bugs**, **Reduce risk to user and business**, **reduce development costs**, **keep code clean**, **improve performance** and to **verify that requirements are met**. There are different test which can be performed:

- **Unit Testing**: Verify behaviour of individual units (modules)
- **Integration Testing**: Ensure that units work together as intended
- **System Testing**: Test **end-to-end** functionality of application
- **Acceptance Testing**: Verify that the requirements are met (whole system)
- **Performance Testing**: Evaluate performance metrics (e.g. execution time)
- **Smoke Testing**: Quick test to ensure major features are working

To make testing efficient, we implement automatic testing routines. They act as a **live documentation**. Allows for **refactoring with confidence**.

### Unit Test


A good test case checks **one behaviour** under **one condition**, this makes it easier to localise errors.

```
void test_single_element_in_single_element_out(void)
{
    // Arrange: given buffer has a single element
    writeCircBuf(&buff, 11);
    // Act: when buffer is read
    uint32_t value = readCircBuf(&buff);
    // Assert: then the same value is returned
    TEST_ASSERT_EQUAL(11, value);
}
```

### Testing Frameworks

- Unit Test Framework Unity
- Test Double Framework fff

## Unit Test with Collaborators



## Test Doubles

Implement test doubles through the fake function framework ([fff](#)).

There are different variations of test doubles:

**Stub:** Specify a return value - *Arrange*

```
// Set single return value
i2c_hal_register_fake.return_val = true;
// Set return sequence
uint32_t myReturnVals[3] = { 3, 7, 9 };
SET_RETURN_SEQ(readCircBuf, myReturnVals, 3);
```

**Spy:** Capture Parameters - *Arrange / Assert*

```
// Arrange, e.g. get passed function
adc_hal_register(ADC_ID_1, dummy_callback);
void (*isr) (void) = ADCIntRegister_fake.arg2_val;
// Assert Parameter
TEST_ASSERT_EQUAL(3,
→ ADCSequenceDataGet_fake.arg1_val);
```

**Mock:** Can act as a *Stub*, *Spy*, and much more (from [fff](#)). Implemented as follows:

```
// in some_mock.h
VALUE_FUNC(uint32_t *, initCircBuf, circBuf_t *,
→ uint32_t);
VOID_FUNC(writeCircBuf, circBuf_t *, uint32_t);
```

**Fake:** Provide a custom fake function - *Arrange*

```
// Define Fake Function
int32_t ADCSequenceDataGet_fake_adc_value(uint32_t
→ arg0, uint32_t arg1, uint32_t *arg2) {
*arg2 = FAKE_ADC_VALUE;
return 0;
}
// Apply Fake Function - Arrange
ADCSequenceDataGet_fake.custom_fake =
→ ADCSequenceDataGet_fake_adc_value;
```

## Continuous Integration

*CI* is used to automate the integration of code changes. These are automated scripts running all the tests. This is usually implemented in the code hoster (e.g. *GitLab*) and is executed after

every push. It also runs before every merge and **blocks a merge** if one of the tests fails.

## Higher Level Testing

Unit tests only verify small elements of a system in isolation.

## Automated Acceptance Testing


- Verifies system requirements
- Live documentation of high-level requirements
- Understandify behaviour
- Acceptance test pass → requirement met
- Written by PM or QA (≈ customer)
- Written in natural scripting language
- Non-Technical stakeholder in the loop
- Called: **Behaviour-Driven Development BDD**

## Automated System Tests

**Hardware Simulation:** Developed on PC, no need to know specific hardware implementation yet, limitations with hardware peripherals.

**Hardware Emulation:** Emulate processor on PC, needs resources for emulator. Tools: QEMU


**Hardware in the Loop:** Runs on target, test scripts on a test enclosure to manipulate hardware, expensive setup. Tools: NI DAQ, Labview



## Manual Testing

Sometimes automated test setups are more expensive. Manual testing can involve **user interaction**, **Debugger**, **direct Signal Probing** (Oscilloscope, Multimeter, Logic Analyzer).

## Test Driven Design TDD



Applying TDD through writing *unit tests* during development, benefits:

- **Reduce Debug Time:** small feedback loop

- **Courage to make changes:** tested code is changeable code
- **Tests are Reliable:** high level of coverage
- **Good Architecture:** Writing test implies decoupling

For each new unit:

1. Come up with a **set of requirements**
2. Generate a **rough test list**
3. Implement unit by going through the list with **TDD**
4. Tick off, remove, or add items to/from the list in the process


Use **ZOM** to come up with tests:

- Zero case(s): simplest scenario → build interface
- One case: simplest scenario to transition from **Zero** to **One**
- Many cases: generalise design, each test case adds a scenario

## Computer History

### Moor's Speculation

The *prediction* of Gordon Moore states "doubling the number of components on a IC each year". This is also largely true.



The exponential growth turned out to be true, for how much longer?

### Early History of Digital Computers

The early history of digital computers and microprocessors highlights the progression from large, power-hungry machines to more efficient, smaller designs:

- **1950s:** The largest computer, IBM AN/FSQ-7, used 55,000 vacuum tubes and consumed 3 MW of power.
- **1964:** DEC introduced the first minicomputer, the PDP-8, followed by the PDP-11, which played a key role in developing Unix and C.
- **Intel 4004 (1971):** The first microprocessor with a 4-bit CPU and 2300 transistors, originally designed for calculators.
- **Intel 8008 (1972):** A more advanced 8-bit CPU with 5000 transistors.
- **Intel 8080 (1974):** Improved performance (10x over 8008) and used in the first PC (Altair).
- **Texas Instruments TMS1000 (1974):** First microcontroller, used in calculators and appliances.
- **MOS Technology 6502 (1975):** Popular in early PCs (Commodore, Apple, Atari) for \$25.
- **Intel 8086/8088 (1978):** Intel's first 16-bit processor, chosen for the IBM PC despite flaws.
- **Motorola 68000 (1979):** A 32-bit processor used in the Apple Macintosh.
- **Intel 386 (1985):** Introduced linear addressing and virtual memory support, popular in PCs by 1990.

### Why x86?

The **IBM PC** is the first personal computer, the engineers wanted to use the *Motorola 68000* chip, but management choose the *Intel 8088*, that's the dawn of Intels dominance and thus the dominance of the *x86-Architecture*



## Fundamentals of Microprocessors and Architectures


### Microprocessor architectures

**Flynn's Classification** processor architectures into subgroups


### SISD - Single Instruction / Single Data

Processors with a SISD-Architecture are **Uniprocessors (von Neumann)**, they consist of a single processor. They are partitioned into \*input devices, output devices, memory, ALU and control unit


**Princeton** Memory stores *data and instructions*, thus the **von Neumann Bottleneck** appears. There is also the risk of **accessing data as instructions** and vice versa. This can stall the CPU and is mitigated through memory management units (MMU) in modern processors.




**Harvard** The memory is separated as data / instruction. This adds security, but harder for the programmer (What memory space does a pointer point to?).



**Modified Harvard** There are separate instruction and databases, but share the same memory space. Application: **DSP**



**Hybrid** There is a single memory space and data/insn-bus, but to gain speed, caches are used to mimic a harvard architecture.



## SIMD - Single Instruction / Multiple Data

Typical SIMD-Processors are **Array-/Vector-Processors** and are often used in *GPUs* or *special CPUs*. Each processor simultaneously performs the same instruction on different data.

### i SIMD Instructions


TO operate on **vector registers**...

- ... ARM Processors have **NEON** instructions
- ... Intel Processors have **SEE** instructions


## MIMD - Multiple Instruction / Multiple Data

MIMD-Processors are multi-core processors, with several cores, often accessing the same memory. This is done to improve computer performance through **parallelism**.

**SMP - Symmetrical Multiprocessor** Few identical processors share a common memory. Caches are used to mitigate the *von Neumann Bottleneck*.



**MPP - Massively Parallel Processor** Many processors using distributed memory and communication through a network (*many topologies, e.g., star, ring, ...*).



## Accessing Program Memory on AVR

AVR is a manufacturer who uses the *Harvard-Architecture*. To access the program memory (flash) the PROGMEM macro from avr/pgmspace is used. (*support of that is introduced in GCC 4.8*)

```
#include <avr/pgmspace.h>

// for flash access
PROGMEM const char flash_str[] = "Hello world";
char flash_read_byte (const char *p) {
    return pgm_read_byte(p);
}

/* translates to following assembly */
flash_read_byte:
    movw r30 , r24
    lpm r24 , Z      // load program memory
    ret

// for SRAM access
const char sram_str[] = "Hello world";
char sram_read_byte (const char *p) {
    return *p;
}

/* translates to following assembly */
sram_read_byte:
    movw r30 , r24
    ld r24 , Z
    ret
```

## Instruction Set Architectures (ISA) .....


The *instruction set architecture* (ISA) is the assembly language of a specific processor. The ISA includes things such as:

- Instruction Set (NOP, BRA, LOAD, ADD, ...)
- Data Types (u/s-int, float, addresses)

- Registers
  - PC: programm counter
  - SP: stack pointer
  - R0, R1, R2, ... : general purpose registers
  - W, Z, V, C: status registers
- Addressing modes, for accessing memory

## Register Transfer Language (RTL)

Describes how a cpu instruction behaves



## Stack ISA

Stack ISAs operands are pushed onto a stack before operators are applied. Source operands are popped off the stack, and destination operands are pushed back onto it, resulting in very short instructions. However, the stack can become a bottleneck, as it is not randomly addressable.

### Assembler RTL

```
PUSH A ; SP <- SP - 4; M[SP] <- M[&A];
PUSH B ; SP <- SP - 4; M[SP] <- M[&B];
ADD      ; M[SP + 4] <- M[SP + 4] + M[SP]; SP <- SP + 4
POP C   ; M[&C] <- M[SP]; SP <- SP + 4
```

## Accumulator ISA

Accumulator ISAs use a single accumulator register for storing the results of all ALU operations, leading to short instruction lengths where only one operand is specified. Memory traffic is high since the accumulator is the primary storage, but this design was popular in early microprocessors when memory and CPU speeds were comparable.


### Assembler RTL

```
LOAD A ; ACC <- M[&A]
ADD B  ; ACC <- ACC + M[&B]
STORE C ; M[&C] <- ACC
```

## General Purpose Register


🔥 Issue with frequent memory access

Because the speed of **DRAM** didn't keep up with the speed of **CPUs**, memory is a bottleneck of performance.




Most high-performance computers use general-purpose register ISAs because registers are faster than memory. These ISAs have many registers, explicit operands, and longer instructions. Load/store ISAs, where ALU instructions only operate on registers, are popular despite requiring more instructions because they are simpler and more suited to pipelining. ISAs can be classified into memory-memory, register-memory, and register-register, based on how many memory operands an ALU instruction can have.

CISC	RISC	
memory-memory	register-memory	register-register
ADD A,B,C	LOAD A,R0 ADD B,R0,R1 STORE R1,C	LOAD A,R0 LOAD B,R1 ADD R0,R1,R2 STORE R2,C



## Instruction encoding



### ALU flags

Z : result is zero

N : result is negative

V : result has *signed overflow*

C : result has *unsigned overflow carry*

Opcodes encode the operations to perform. There are different kind of opcodes, depending on how many operands are involved:

**Binary ALU instructions:** Two source operands

ADD R0, R1, R2  
destination operand  
two source operands


**Unary ALU instructions:** One source operand

NEG R0, R2  
destination operand  
one source operand

**No Operand instruction:** No operand, doesn't use ALU

NOP - no operation

## Binary ALU Instruction Encoding



**Operands** Operands can be a **Register**, a **Constant**, or at a **Memory Location**.

**Register**, operand in register

MOV R1, R0 ; R0 <- R1

**Immediate**, constant in insn

MOV 1, R0 ; R0 <- 1

**Direct**, memory addr in insn

MOV A, R0 ; R0 <- M[A]

**Register indirect**, memory addr in register

MOV \*R7, R0 ; R0 <- M[R7]

**Displacement**, memory addr in reg + constant

MOV \*(R7+4), R0 ; R0 <- M[R7+4]

**Indexed**, memory addr is sum of two regs


MOV \*(R7+R4), R0 ; R0 <- M[R7+R4]

### ⚠ Length of Instructions

If you want to load large constants (32-bit words), you won't have enough space in your instruction encoding. There are two solutions:

**CISC:** Variable length instructions

This introduces the issue of different instruction having different lengths, and thus needing more (specific) hardware.




**RISC:** Fixed length instructions

This is great for **Pipelining**, and thus makes a processor faster. To fix the size issue we can use:

1. Synthesize large constants using multiple insn

RO<-0x12345678  
↓  
R0<-0x1234 ; R1<-0x5678 ; R2<-R0<<16 ; R0<-R1|R2

2. Load a constant from literal pool



## CISC to RISC .....

### ! CISC issues

- Initially ISAs were designed for easy assembly language programming
- This introduced many...
  - ... datatypes: byte/short/int/float/double/BCD/bit fields
  - ... instructions: crc (cyclic redundancy check)/polynomial extension/linked list insertion/...
  - ... addressing modes: R0<-M[3]/R0<-M[R1]/R0<-M[R1+R2]/R0<-M[M[R1+R2]]

## Computer Performance Measures

To measure the compute performance, execute a benchmark and take the time:

$$\begin{aligned} \text{Program Execution Time} &= \frac{\text{CPU Clock Cycles}}{\text{Program}} \times \frac{1}{\text{Clock Rate}} \\ &= \underbrace{\text{Instructions}}_{\text{Program}} \times \underbrace{\frac{\text{CPU Clock Cycles}}{\text{Instruction}}}_{\text{CPI}} \times \frac{1}{\text{Clock Rate}} \\ &= \text{Instruction Count} \times \text{CPI} \times \frac{1}{\text{Clock Rate}} \quad (5.1) \end{aligned}$$

depends on ISA      depends on compiler      depends on processor organisation      depends on HW technology

To minimise program execution time, reduce the instruction count, reduce the CPI (Clocks per Instruction), or increase the Clock rate.

**Clock Rate:** Hardware technology and processor organisation

**CPI:** Processor organisation and instruction set architecture

**Instruction Count:** Instruction set architecture and compiler technology

### ⚠ Misleading MIPS

**Million Instructions Per Second** is a misleading measure, as a processor without a FPU can have higher MIPS (simpler architecture), but takes longer to calculate. Furthermore, it doesn't take *chip cost* and *power consumption* into account.

$$\text{MIPS} = \frac{\text{Clock Rate}}{\text{CPI} * 10^6} = \frac{\text{Instruction Count}}{\text{Program Execution Time}}$$

## Amdahl's Rule

### Make the common case fast

To compare performance improvements, we need the *speedup* and *utilisation*

$$\text{Exec Time New} = \text{Exec Time Old} \left[ (1 - \text{Utilisation}) + \frac{\text{Utilisation}}{\text{Speedup}} \right]$$

$$\text{Speedup Overall} = \frac{\text{Exec Time Old}}{\text{Exec Time New}} = \frac{1}{(1 - \text{Utilisation}) + \frac{\text{Utilisation}}{\text{Speedup}}}$$

Enhancement	Speed up	Utilisation	Overall Speedup
A	10	50%	1.82
B	4	60%	1.82
C	2	90%	1.82

Management decision

With this we have an absolute number of the overall speedup. RISC was developed with this in mind, which lead to an overall improvement, even though the instruction count went up

Downside: Needs more instructions to execute something, CPI↑	
RISC: Clock 100MHz	RISC: Clock 200MHz
CPI 4	CPI 1

$\{ 90s \}$        $\{ 10s \}$

$IC = 1 \cdot 10^3$        $IC = 2 \cdot 10^3$




Figure 0.2: General Purpose Register CPU

## Pipeline and Parallelism

### Computer pipelining

For bigger throughput, separate stages should take the same amount of time.

A CPU needs the basic 5 stages (modern CPUs have way more):

1. Fetch: fetches insn from memory
2. Decode: Determine opcode & operands
3. Read: Reads source operands
4. Execute: ALU performs operation
5. Write: ALU result is written back to register

A 5 stage pipeline provides a CPI=1, but a latency of 5 clock cycles.

MUL	R7, R8, R0	; R0 <- R7 * R8	Cycle	Fetch	Decode	Read	Execute	Write
ADD	R7, R8, R1	; R1 <- R7 + R8	1	MUL	-	-	-	-
SUB	R7, R8, R2	; R2 <- R7 - R8	2	ADD	MUL	-	-	-
OR	R7, R8, R3	; R3 <- R7   R8	3	SUB	ADD	MUL	-	-
AND	R7, R8, R4	; R4 <- R7 & R8	4	OR	SUB	ADD	MUL	-
			5	AND	OR	SUB	ADD	MUL

### Pipeline Hazards

There are **Resource-, Data-, and Control-Hazards**.

## Resource Hazards

Occur when two stages need the same resource (e.g. memory, ALU). To mitigate this issue, the pipeline is **stalled**, which introduces a *pipeline bubble* and raises the CPI.

Cycle	Fetch	Decode	Read	Execute	Write
1	LOAD	-	-	-	-
2	MUL	LOAD	-	-	-
3	-	MUL	LOAD	-	-
4	ADD	-	MUL	LOAD	-
5	SUB	ADD	-	MUL	LOAD

**Pipeline Bubble**

A example for this hazard is the *division operation*, as it requires the  $N$  ALU-operations for  $N$ -bit operands.

## Data Hazards

**RAW, Read After Write** /1 & /2 have a **true dependency** on R0.

I <sub>1</sub>	MUL	R1, R2, R0	; R0 <- R1 * R2
I <sub>2</sub>	ADD	R0, R3, R4	; R4 <- R0 + R3

*Problem:* R0 is written in stage 5 for /2, but read in stage 3 for /2

*Solution:* **Stalling** pipeline, until R0 is written by /1

**WAR, Write After Read** /1 & /2 have a **anti-dependency** on R0.

I <sub>1</sub>	MUL	R0, R1, R2	; R2 <- R0 * R1
I <sub>2</sub>	ADD	R3, R4, R0	; R0 <- R3 + R4

*Potential Problem:* If /2 writes R0 before /1 reads

-> this doesn't happen in the usual case

-> can occur with out of order execution (**superscalar**)

**WAW, Write After Write** /1 & /2 have a **output dependency** on R0.

I <sub>1</sub>	MUL	R1, R2, R0	; R0 <- R1 * R2
I <sub>2</sub>	ADD	R3, R4, R0	; R0 <- R3 + R4

This is very **uncommon**, only with badly optimised out of order execution.

## Resource and Data hazard avoidance

### Static Hazard Detection (compiler)

1. Place useful instructions between /1 and /2 , that don't alter the program
2. Otherwise stall the pipeline with NOP

### Dynamic Hazard Detection (CPU)

1. Place useful instructions between /1 and /2 , that don't alter the program (out-of-order processors)
2. Otherwise stall the pipeline using a *pipeline interlock*

## Control Hazards

Occur due to changes in the program flow (**branches/jumps/interrupts/function calls**), which change the PC often unpredictably.

I <sub>1</sub>	LOOP:	MUL	R1, R2, R2	; R2 <- R2 * R1
I <sub>2</sub>		SUB	1, R0, R0	; R0 <- R0 - 1
I <sub>3</sub>		BNE	LOOP	
I <sub>4</sub>		ADD	10, R2, R2	; R2 <- R2 + 10
I <sub>5</sub>		STORE	R2, C	; M[&C] <- R2

The hazard occurs, because the CPU doesn't know what to fetch after the branching BNE.

**Control Hazard Avoidance** To avoid a control hazard, the CPU can:

1. **Stall** the pipeline until it's known what path is taken (CPI goes up!)

Cycle	Fetch	Decode	Read	Execute	Write
1	MUL	-	-	-	-
2	SUB	MUL	-	-	-
3	BNE	SUB	MUL	-	-
4	-	BNE	SUB	MUL	-
5	-	-	BNE	SUB	MUL
6	-	-	BNE	-	SUB
7	-	-	BNE	-	-
8	-	-	-	BNE	-
9	-	-	-	-	BNE
10a	MUL	-	-	-	-
10b	ADD	-	-	-	-

2. **Assume** the pipeline increments normally -> process after branch -> **flush** pipeline if wrong


Cycle	Fetch	Decode	Read	Execute	Write
1	MUL	-	-	-	-
2	SUB	MUL	-	-	-
3	BNE	SUB	MUL	-	-
4	ADD	BNE	SUB	MUL	-
5	STORE	ADD	BNE	SUB	MUL
6	I6	STORE	ADD	BNE	SUB
7	I7	I6	STORE	ADD	BNE
8a	I8	I7	I6	STORE	ADD
8b	MUL	flush	flush	flush	flush

3. **Predict** which way the branch goes (**flush** if wrong) -> **Speculative Execution**

- i. *prediction on heuristics*: backwards branch is more likely to be taken (loops)
- ii. *record previous branch prediction*: CPUs have branch prediction HW

**Branch Prediction** CPUs have a bit that indicate which way the branch previously went. They're assuming it goes the same way next time. This is a good assumption for e.g. `for(i=0; i<100; i++) { }`. Modern CPUs use multiple branch prediction bits and the PC is used as a hash key.

**Conditional Move Instructions** To avoid frequent flushing of pipelines, a conditional move instruction was introduced, which moves depending on the result of the previous insn.



- When interrupt finishes

3. pipeline restarts at the point the program was interrupted

**Program to reduce control hazards** With modern CPUs and compilers (if no aliasing [nicht abtasttheorem] is detected), the difference in performance will be minimal. A technique is the **loop unswitching**. Loop optimisation, should start from the inner to the outer loops.

`for (i=0; i<N; i++) {  
 if (i>0)  
 result += a[i] - a[i-1];  
 else  
 result = a[i];  
}  
for & if statements produce  
conditional branch insns  
→ control hazard`

*faster since control hazard is removed*

Loop unswitching

## Instruction level parallelism

The goal is to reduce

$$\text{CPI} < 1$$

This requires multiple instructions executed at same time. For this multiple **Functional Units** (execution units) are used



## VLIW Processor

**Very Long Instruction Word** processor explicitly state what each execution unit does. Thus the instructions are much longer



This relies on the compiler and it can also happen that not every functional unit is utilised. For this NOPs have to be inserted, the CPI goes up and memory is wasted.




## Superscalar Processor

This CPU fetches and decodes a standard stream of instructions and dispatches them to the appropriate functional unit. To make efficient use of this, a *instruction cache* is used. From the  $n$  different instructions can be fetched, decoded and dispatched per cycle.

**n-way superscalar**


$$\text{CPI} = \frac{1}{n}$$



## Interrupts

- Tricky since PC changes unpredictably
- When interrupt occurs:
  1. pipeline needs to be flushed
  2. pipeline restarts with ISR code

**Data Dependencies** When running several instructions in parallel introduces the issue of data hazards



- R3: cannot execute /2 until /1 is finished
- R4: cannot execute /3 before /2 is finished

**Register Renaming** CPUs have additional registers to use in place, which the programmer has no access to. Any followup instructions using the R4 result become dependent on R24.




**Tomasulo's Algorithm** Tomasulo's algorithm schedules instructions on superscalar CPUs.

It handles RAW, WAR, WAW hazards.

It introduces and handles *out-of-order-execution*

It uses **reservation stations (RS)** to hold instructions before they are executed



1. While RS is not available: *Stall Pipeline*
2. Copy instructions and available operands into RS
3. Mark destination register as unavailable
4. If RS has all operands and a suitable FU available: issue instruction to FU and free RS
5. Copy the result to destination register and any waiting RS
6. Mark destination register as available

The **availability**-register states if the operand is available for further processing, or if an operation is performed for it right now. (avoid RAW hazard)

Instructions sit in a RS until a FU is available and all register source operands are known.

WAW & WAR hazards are avoided by copying register values into RS

Reservation stations have a high cost in comparators, needed to compare all results returned from processing units with all stored addresses.

## Multithreading CPU

To maximise FU usage to get the lowest CPI we allow multiple threads to run in parallel, sharing the CPU. For this we need:

- Two program counters, for each thread one

- Two sets of registers, for each thread one
- Threads share functional units and reservation stations


This results in better utilisation of the functional units (e.g.: one thread does integer (gcc), the other floating point (simulations) / one thread executes, one thread is waiting for memory)

## Memory Systems and Optimization —

Because CPUs increased in speed at a faster rate than DRAM, **Memory Caches** are introduced to mitigate a memory bottleneck.

### Cache memory systems

DRAM	SRAM	Registers
+ cheap (1T+1C)	+ faster	+ flip-flops
- C leaking	+ no refresh	+ fastest
- dynamic refreshing	+ static	- only small memory
- refresh after read	- expensive (6T)	
- slow (200 cycles)		



- **L1-cache:** split in insn and data, to mitigate von neumann-bottleneck
- **L2&L3-cache:** unified data caches for one or several cores

### Average Memory Access Time

The goal of a good memory hierarchy is to keep the total memory cost down whilst still trying to keep the average memory access time fast. This is measured by the *Average Memory Access Time*:

#### Average Memory Access Time

$$\begin{aligned} &= \text{Hit Time} * \text{Hit Ratio} + \text{Miss Time} * (1 - \text{Hit Ratio}) \\ &= \text{Hit Time} + \text{Miss Penalty} * (1 - \text{Hit Ratio}) \end{aligned}$$

- Hit Time: Memory access time for data in cache
- Hit Ratio (**Typically 85 – 95%**): Proportion of memory access that is cache

$$\text{Hit Ratio (aka Hit Rate)} = \frac{\text{Cache Hits}}{\text{Total Memory Requests}}$$

#### i Cache Parameters

From the cache parameters it's obvious, that frequent reading from the system memory should be avoided if possible

Memory	Size	Read cycles (clocks)	Line size (B)	Associativity
L1 insn cache	32 KB/core	4 cycles	64	8
L1 data cache	32 KB/core	4 cycles	64	8
L2 cache	256 KB/core	11 cycles	64	4
L3 cache	8192 KB	35 cycles	64	16
DRAM	16 GB	135 cycles	-	-

## Cache Locality

- **Temporal** locality: Recently read locations are often re-read (*loops*)
- **Spatial** locality: Likely to read memory *close* to previously read location (*iterate over array*)

### Iterating over multi dimensional arrays

When looping over multidimensional arrays, the innermost loop should always loop over data next to each other.


```
/* Good data cache usage */
double matsum1(const double *mat, unsigned int
→ rows, unsigned int cols) {
    unsigned int i, j;
    double total = 0.0;
    for (j = 0; j < cols; j++)
        for (i = 0; i < rows; i++)
            total += mat[j * rows + i];
    return total;
}

/* Poor data cache usage */
double matsum2(const double *mat, unsigned int
→ rows, unsigned int cols) {
    unsigned int i, j;
    double total = 0.0;
    for (i = 0; i < rows; i++)
        for (j = 0; j < cols; j++)
            total += mat[j * rows + i];
    return total;
}
```

## Multicore Cache Architecture

The stages of **L1/L2/L3**-caches are all *look through*.

**Cache Coherence:** All caches must be kept consistent (The same data spread over several caches/memory locations must stay the same).



### Monitoring Tools


To monitor cache access behaviour tools like

- **Valgrind** - Finding memory leaks or read from uninitialized memory

- **Cachegrind** - Analysis of cache & branch prediction

**Cachegrind:** Uses just in time translation and runs the modified program (slower). It records information to a file which can be analysed afterwards.


```
valgrind --tool=cachegrind -v ls
```



## Cache architectures


### Look Aside

The **Look Aside** cache connects the CPU directly to all memory, and thus requests it from all memory. If the data is in cache, the *access cycle is terminated*.



### Look Through


In a **Look Through** configuration, the CPU is only connected to the L1 cache and the L1 cache acts as the master for the next higher memory access. There is *less traffic* on the main system bus, but the hardware is more complicated and it's slower.



## Cache Coherence


- Caches store a local copy of main memory, but must be consistent (over all caches)
- If both caches have a copy of the same memory location and
  1. cache A is modified
  2. cache B can be **updated** or **invalidated**
    - if invalidated, the cache is updated when the CPU wants to read the previously cached location

**Bus Snooping** Each cache monitors all the other caches bus traffic to see if another cache changed.



**Problem:** This doesn't scale well for many processors and caches.

**Directory Based Coherence** Directory holds an entry for each memory line to say which caches have a copy. The dirty bit then indicates if the memory block is in a modified state and has to be updated before working with it.



## Cache Organisation

- Cache needs to be **fast**
  - Need a fast way to determine if a memory location is in cache
- If use **LUT**, assume 32-bit addr, 1 bit per LUT-entry: *not feasible*

$$2^{32} \cdot 1\text{bit} = 4\text{Gbits}$$

Use **Hashing Techniques** with a cache directory (SRAM).

## Virtual memory systems

### Virtual memory systems II

### Profiling

### Optimisation

### Optimisation II

## Advanced Topics and Future Technologies

### Computer exploits

### Instruction set architecture problems

### The ARM Cortex A-15

### Quantum computing

### Quantum computers (superposition)

### Quantum computers (entanglement)