


CprE 381, Computer Organization and Assembly-Level Programming

Lab 2 Report

Student Name Thriambak Giriprakash

Submit a typesetpdf version of this on Canvas by the due date. Refer to the highlighted language in the lab document for the context of the following questions.


[Part 2 (a)] Draw the interface description for the MIPS register file. Which ports do you think are necessary, and how wide (in bits) do they need to be?



[Part 2 (b)] Create an N-bit register using this flip-flop as your basis.

Done


[Part 2 (c)] Waveform.



[Part 2 (d)] What type of decoder would be required by the MIPS register file and why?


5:32 bit decoder because an R type instruction takes a 5 bit address to read and write to a 32 bit register.

[Part 2 (e)] Waveform.




[Part 2 (f)] In your write-up, describe and defend the design you intend on implementing for the next part. Going to use a dataflow design to keep neat in the code

[Part 2 (g)] Waveform.




[Part 2 (h)] Draw a (simplified) schematic for the MIPS register file, using the same top-level interface ports as in your solution describe above and using only the register, decoder, and mux VHDL components you have created.


[Part 2 (i)] Waveform.



[Part 3 (b)] Draw a symbol for this MIPS-like datapath.



[Part 3 (c)] Draw a schematic of the simplified MIPS processor datapath consisting only of the component described in part (a) and the register file from problem (1).



[Part 3 (d)] Include in your report waveform screenshots that demonstrate your properly functioning design. Annotate what the final register file state should be.













Op = 0, Src = 0 (A+B)

| | | | | |
|-------------------|--------------|----------|--|--|
| /add_sub/N | 32'h20 | 20 | | |
| + /add_sub/i_A | 32'h00000001 | 00000001 | | |
| + /add_sub/imm | 32'h00000002 | 00000002 | | |
| + /add_sub/i_reg | 32'h00000003 | 00000003 | | |
| /add_sub/nAdd_Sub | 0 | | | |
| /add_sub/ALUSrc | 0 | | | |
| + /add_sub/o_Sum | 32'h00000004 | 00000004 | | |
| /add_sub/o_Cout | 0 | | | |













Op = 0, Src = 1 (A+imm)

| | | | | |
|-------------------|--------------|----------|--|--|
| /add_sub/N | 32'h20 | 20 | | |
| + /add_sub/i_A | 32'h00000001 | 00000001 | | |
| + /add_sub/imm | 32'h00000002 | 00000002 | | |
| + /add_sub/i_reg | 32'h00000003 | 00000003 | | |
| /add_sub/nAdd_Sub | 0 | | | |
| /add_sub/ALUSrc | 1 | | | |
| + /add_sub/o_Sum | 32'h00000003 | 00000003 | | |
| /add_sub/o_Cout | 0 | | | |

Op = 1, Src = 0 (A-B)

| | | | | |
|--|--------------|----------|--|--|
|  /add_sub/N | 32'h20 | 20 | | |
|   /add_sub/i_A | 32'h00000009 | 00000009 | | |
|   /add_sub/imm | 32'h00000002 | 00000002 | | |
|   /add_sub/i_reg | 32'h00000003 | 00000003 | | |
|  /add_sub/nAdd_Sub | 1 | | | |
|  /add_sub/ALUSrc | 0 | | | |
|   /add_sub/o_Sum | 32'h00000006 | 00000006 | | |
|  /add_sub/o_Cout | 1 | | | |

Op = 1, Src = 1 (A- imm)

| | | | | |
|--|--------------|----------|--|--|
|  /add_sub/N | 32'h20 | 20 | | |
|   /add_sub/i_A | 32'h00000009 | 00000009 | | |
|   /add_sub/imm | 32'h00000002 | 00000002 | | |
|   /add_sub/i_reg | 32'h00000003 | 00000003 | | |
|  /add_sub/nAdd_Sub | 1 | | | |
|  /add_sub/ALUSrc | 1 | | | |
|   /add_sub/o_Sum | 32'h00000007 | 00000007 | | |
|  /add_sub/o_Cout | 1 | | | |

[Part 4 (a)] Read through the mem.vhd file, and based on your understanding of the VHDL implementation, provide a 2-3 sentence description of each of the individual ports (both generic and regular).

Generic Ports:

DATA_WIDTH: Sets up the number of bits of incoming data stream. Incoming data stream will be the data that the code works with.

ADDR_WIDTH: Sets up the number of bits of an incoming data stream. Incoming data stream will be the address that the data will get written to.

Regular Ports:

Clk: clock signal, used for timing operations on a realistic setting.

Addr. Address that the data will get written to. Will be using the size indicated from ADDR_WIDTH.

Data: Data that will get written to an address. Will be using the size indicated from DATA_WIDTH.

We: Value always stays as '1' used for adding data to the address in a loop later on.

Q: output which shows the address successfully holds the data .

[Part 4 (c)] Waveforms.




[Part 5 (a)] What are the MIPS instructions that require some value to be sign extended? What are the MIPS instructions that require some value to be zero extended?

Loads need to be sign extended and unsigned loads need to be zero extended

[Part 5 (b)] what are the different 16-bit to 32-bit “extender” components that would be required by a MIPS processor implementation?

Would need a zero and sign extender. An extender component could contain a control signal to switch between the modes


[Part 5 (d)] Waveform.



[Part 6 (a)] what control signals will need to be added to the simple processor from part 2? How do these control signals correspond to the ports on the mem.vhd component analyzed in part 3?

Signal to determine if a value should be written to a register file again after it exits dmem

[Part 6 (b)] Draw a schematic of a simplified MIPS processor consisting only of the base components used in part 2, the extender component described in part 4, and the data memory from part 3.



[Part 6 (c)] **Waveform.**

[illegible]