

C2M1000170D

Silicon Carbide Power MOSFET C2M MOSFET Technology

N-Channel Enhancement Mode

V_{DS} 1700 V

I_{D @ 25°C} 5.0 A

 $R_{DS(on)}$ 1.0 Ω

Features

- High Speed Switching with Low Capacitances
- High Blocking Voltage with Low R_{DS(on)}
- Easy to Parallel and Simple to Drive
- Ultra-low Drain-gate capacitance
- Halogen Free, RoHS Compliant

Benefits

- Higher System Efficiency
- Increased System Switching Frequency
- Reduced Cooling Requirements
- Increased System Reliability

Applications

- Auxiliary Power Supplies
- Switch Mode Power Supplies
- High-voltage Capacitive Loads


Package







TO-247-3



Ordering Part Number	Package	Marking	
C2M1000170D	TO-247-3	C2M1000170	

Maximum Ratings (T_c = 25 °C unless otherwise specified)

Symbol	Parameter	Value	Unit	Test Conditions	Note
V_{DSmax}	Drain - Source Voltage	1700	V	V _{GS} = 0 V, I _D = 100 μA	
V_{GSmax}	Gate - Source Voltage	-10/+25	V	Absolute maximum values	
V_{GSop}	Gate - Source Voltage	-5/+20	V	Recommended operational values	
	Continuous Drain Current	5.0	А	V _{GS} = 20 V, T _C = 25°C	Fig. 19
I _D		3.5		V _{GS} = 20 V, T _C = 100°C	
I _{D(pulse)}	Pulsed Drain Current	15	А	Pulse width t _P limited by T _{jmax}	Fig. 22
P _D	Power Dissipation	69	W	T _c =25°C, T _J = 150 °C	Fig. 20
T _J , T _{stg}	Operating Junction and Storage Temperature	-55 to +150	°C		
T _L	Solder Temperature	260	°C	1.6mm (0.063") from case for 10s	
M _d	Mounting Torque	1 8.8	Nm lbf-in	M3 or 6-32 screw	



Electrical Characteristics ($T_c = 25^{\circ}C$ unless otherwise specified)

Symbol	Parameter	Min.	Тур.	Max.	Unit	Test Conditions	Note	
$V_{(BR)DSS}$	Drain-Source Breakdown Voltage	1700			V	V _{GS} = 0 V, I _D = 100 μA		
.,	Gate Threshold Voltage	2.0	2.8	4	٧	$V_{DS} = V_{GS}$, $I_D = 0.5 \text{ mA}$	- I	
$V_{\text{GS(th)}}$			2.4		٧	$V_{DS} = V_{GS}$, $I_{D} = 0.5$ mA, $T_{J} = 150$ °C	Fig. 11	
I _{DSS}	Zero Gate Voltage Drain Current		1	100	μΑ	V _{DS} = 1.7 kV, V _{GS} = 0 V		
I_{GSS}	Gate-Source Leakage Current			250	nA	V _{GS} = 20 V, V _{DS} = 0 V		
D			0.80	1.4	Ω	V _{GS} = 20 V, I _D = 2 A	Fig. 456	
R _{DS(on)}	Drain-Source On-State Resistance		1.4		Ω	V _{GS} = 20 V, I _D = 2 A, T _J = 150 °C	Fig. 4,5,6	
~	Transconductance		1.04			V _{DS} = 20 V, I _{DS} = 2 A	Fig. 7	
G fs	Transconductance		1.09		S	V _{DS} = 20 V, I _{DS} = 2 A, T _J = 150 °C	1 lg. 7	
C _{iss}	Input Capacitance		215			V _{GS} = 0 V	Fig. 17,18	
C_{oss}	Output Capacitance		19		pF	V _{DS} = 1000 V		
C_{rss}	Reverse Transfer Capacitance		2.2			f = 1 MHz		
E _{oss}	C _{oss} Stored Energy	İ	10.2		μJ	Vac = 25 mV	Fig 16	
Eon	Turn-On Switching Energy	İ	89			V _{DS} = 1.2 kV, V _{GS} = -5/20 V		
E _{OFF}	Turn Off Switching Energy		14		μJ	$I_D = 2 \text{ A}, R_{G(ext)} = 2.5 \Omega,$ $L = 1478 \mu\text{H}, T_J = 150 °\text{C}$	Fig. 26	
$t_{\text{d(on)}} \\$	Turn-On Delay Time		5					
t _r	Rise Time		19			$V_{DD} = 1.2 \text{ kV}, V_{GS} = -5/20 \text{ V}$ $I_D = 2 \text{ A}, R_{G(ext)} = 2.5 \Omega, R_1 = 600 \Omega$		
$t_{\text{d(off)}}$	Turn-Off Delay Time		14		ns	Timing relative to V _{DS}	Fig. 27	
t _f	Fall Time		63			Per IEC60747-8-4 pg 83		
R _{G(int)}	Internal Gate Resistance		24.8		Ω	f = 1 MHz, V _{AC} = 25 mV		
Q_{gs}	Gate to Source Charge		4			V _{DS} = 1.2 kV, V _{GS} = -5/20 V		
Q_{gd}	Gate to Drain Charge		12		nC	I _D = 2 A	Fig. 12	
Q_g	Total Gate Charge		22			Per IEC60747-8-4 pg 21		

Reverse Diode Characteristics


Symbol	Parameter	Тур.	Max.	Unit	Test Conditions	Note	
V	Diada Famuand Valtana	3.8		٧	$V_{GS} = -5 \text{ V, } I_{SD} = 1 \text{ A, } T_{J} = 25 \text{ °C}$	Fia. 8. 9.	
$V_{ ext{SD}}$	Diode Forward Voltage	3.3		٧	V _{GS} = - 5 V, I _{SD} = 1 A, T _J = 150 °C	Fig. 8, 9, 10	
Is	Continuous Diode Forward Current		4	А	T _C = 25 °C	Note 1	
t _{rr}	Reverse Recovery Time	30		ns	V _{GS} = -5 V, I _{SD} = 2 A T _J = 150 °C		
Q _{rr}	Reverse Recovery Charge	31		nC	V _R = 1.2 kV dif/dt = 1135 A/μs	Note 1	
I _{rrm}	Peak Reverse Recovery Current	3		А			

Note (1): When using SiC Body Diode the maximum recommended $V_{GS} = -5V$

Thermal Characteristics

Symbol	Parameter	Тур.	Max.	Unit	Test Conditions	Note
R _{eJC}	Thermal Resistance from Junction to Case	1.7	1.8	20.044		Fig. 01
$R_{ heta JA}$	Thermal Resistance from Junction to Ambient		40	°C/W		Fig. 21









Figure 1. Output Characteristics $T_J = -55$ °C









Figure 3. Output Characteristics T_J = 150 °C

Figure 4. Normalized On-Resistance vs. Temperature







Figure 5. On-Resistance vs. Drain Current For Various Temperatures

Figure 6. On-Resistance vs. Temperature For Various Gate Voltage








Figure 7. Transfer Characteristic for Various Junction Temperatures




Figure 8. Body Diode Characteristic at -55 °C




Figure 9. Body Diode Characteristic at 25 °C




Figure 10. Body Diode Characteristic at 150 °C




Figure 11. Threshold Voltage vs. Temperature

Figure 12. Gate Charge Characteristics







Figure 13. 3rd Quadrant Characteristic at -55 °C



-5

Conditions: T_j = 150 °C

t_p < 200 μs

Figure 14. 3rd Quadrant Characteristic at 25 °C




Figure 15. 3rd Quadrant Characteristic at 150 °C

Drain-Source Voltage V_{DS} (V)




Figure 16. Output Capacitor Stored Energy




Figure 17. Capacitances vs. Drain-Source Voltage (0-200 V)

Figure 18. Capacitances vs. Drain-Source Voltage (0-1000 V)

Drain-Source Current, I_{DS} (A)






Figure 19. Continuous Drain Current Derating vs.

Case Temperature




Figure 20. Maximum Power Dissipation Derating Vs Case Temperature




Figure 21. Transient Thermal Impedance (Junction - Case)




Figure 22. Safe Operating Area




Figure 23. Clamped Inductive Switching Energy vs. Drain Current ($V_{DD} = 1200V$)




Figure 24. Clamped Inductive Switching Energy vs. Drain Current (V_{DD} = 900 V)






Figure 25. Clamped Inductive Switching Energy vs. $R_{\text{G(ext)}}$




Figure 27. Switching Times vs. $R_{G(ext)}$




Figure 26. Clamped Inductive Switching Energy vs.
Temperature




Figure 28. Switching Times Definition



Test Circuit Schematic




Figure 29. Clamped Inductive Switching Waveform Test Circuit


ESD Ratings

ESD Test	Total Devices Sampled	Resulting Classification	
ESD-HBM	All Devices Passed 4000V	3A (>4000V)	
ESD-CDM	All Devices Passed 1000V	IV (>1000V)	



Package Dimensions

Package TO-247-3



NOTE;

- 1. ALL METAL SURFACES: TIN PLATED, EXCEPT AREA OF CUT
- 2. DIMENSIONING & TOLERANCEING CONFIRM TO ASME Y14.5M-1994.
- 3. ALL DIMENSIONS ARE IN MILLIMETERS. ANGLES ARE IN DEGREES.
- 4. THIS DRAWING WILL MEET ALL DIMENSIONS REQUIREMENT OF JEDEC outlines TO-247 AD.
- 5. DIMENSION DO NOT INCLUDE BURR OR MO
- 1 GATE
- 2 DRAIN (COLLECTOR)
- 3 SOURCE (EMITTER)
- 4 DRAIN (COLLECTOR)




Package Dimensions

Package TO-247-3

C) (1.4	MILLIMI	ETERS	INCHES		
SYM	MIN	MAX	MIN	MAX	
A	4.83	5.21	.190	.205	
A1	2.29	2.54	.090	.100	
A2	1.91	2.16	.075	.085	
b	1.07	1.33	.042	.052	
b1	1.91	2.41	.075	.095	
b3	2.87	3.38	.113	.133	
С	0.55	0.68	.022	.027	
D	20.80	21.10	.819	.831	
D1	16.25	17.65	.640	.695	
D2	0.95	1.25	.037	.049	
E	15.75	16.13	.620	.635	
E1	13.10	14.15	.516	.557	
E2	3.68	5.10	.145	.201	
E3	1.00	1.90	.039	.075	
E4	12.38	13.43	.487	.529	
e	5.44 BSC		.214 BSC		
N	3		3		
L	19.81	20.32	.780	.800	
L1	4.10	4.40	.161	.173	
ΦP	3.51	3.65	.138	.144	
Q	5.49	6.00	.216	.236	
S	6.04	6.30	.238	.248	
T	17.5° REF.				
W	3.5° REF.				
X	4° REF.				

Recommended Solder Pad Layout





Notes

RoHS Compliance

The levels of RoHS restricted materials in this product are below the maximum concentration values (also referred to as the threshold limits) permitted for such substances, or are used in an exempted application, in accordance with EU Directive 2011/65/EC (RoHS2), as implemented January 2, 2013. RoHS Declarations for this product can be obtained from your Cree representative or from the Product Documentation sections of www.cree.com.

REACh Compliance

REACh substances of high concern (SVHCs) information is available for this product. Since the European Chemical Agency (ECHA) has published notice of their intent to frequently revise the SVHC listing for the foreseeable future, please contact a Cree representative to insure you get the most up-to-date REACh SVHC Declaration. REACh banned substance information (REACh Article 67) is also available upon request.

This product has not been designed or tested for use in, and is not intended for use in, applications implanted into the human body
nor in applications in which failure of the product could lead to death, personal injury or property damage, including but not limited
to equipment used in the operation of nuclear facilities, life-support machines, cardiac defibrillators or similar emergency medical
equipment, aircraft navigation or communication or control systems, air traffic control systems.

Related Links

- C2M PSPICE Models: http://wolfspeed.com/power/tools-and-support
- SiC MOSFET Isolated Gate Driver reference design: http://wolfspeed.com/power/tools-and-support
- SiC MOSFET Evaluation Board: http://wolfspeed.com/power/tools-and-support
- 60W Auxiliary power supply reference design: http://wolfspeed.com/power/tools-and-support